1 / 22

Department of Electronics

Advanced Information Storage 15. Atsufumi Hirohata. Department of Electronics. 16:00 21/November/2013 Thursday (V 120). Quick Review over the Last Lecture. MRAM read-out :. MRAM STT write-in :. Bit line. Sensing current. Magnetic free layer. Magnetic tunnel / spin-valve junctions.

kalani
Télécharger la présentation

Department of Electronics

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Advanced Information Storage 15 Atsufumi Hirohata Department of Electronics 16:00 21/November/2013 Thursday (V 120)

  2. Quick Review over the Last Lecture MRAM read-out : MRAM STT write-in : Bit line Sensing current Magnetic free layer Magnetic tunnel / spin-valve junctions Insulator / nonmagnet Magnetic pin layer Word line Selection transistor (MOSFET) Parallel magnetisation ↓ Low resistant state “0” Antiparallel magnetisation ↓ High resistant state “1” Perpendicularly magnetised MRAM : * http://www.wikipedia.org/; ** M. Oogane and T. Miyazaki, “Magnetic Random Access Memory,” in Epitaxial Ferromagnetic Films and Spintronic Applications, A. Hirohata and Y.Otani (Eds.)(Research Signpost, Kerala, 2009) p. 335; *** http://www.toshiba.co.jp/

  3. 15 Ferroelectric / Phase Change Random Access Memory • FeRAM • PRAM • ReRAM

  4. Memory Types Dynamic Rewritable Volatile DRAM SRAM Static Non-volatile Static MRAM FeRAM PRAM Read only Non-volatile PROM Static Mask ROM Read majority (Writable) Flash Non-volatile Static EPROM * http://www.semiconductorjapan.net/serial/lesson/12.html

  5. Comparison between Next-Generation Memories * http://techon.nikkeibp.co.jp/article/HONSHI/20070926/139715/

  6. Ferroelectric Random Access Memory (FeRAM) In 1952, Dudley A. Buck invented ferroelectric RAM in his master’s thesis : • Utilise ferroelectric polarisations • Very fast latency : < 1 ns • CMOS process compatible • Relatively large cell size : 15 F 2 • Destructive read-out * http://www.DudleyBuck.com/; ** http://www.wikipedia.org/

  7. FeRAM Cells 1 1-transistor type : 1-transistor 1-capacitor type : * http://loto.sourceforge.net/feram/doc/film.xhtml

  8. FeRAM Cells 2 2-transistor 2-capacitor type : Word line Bit line 1 Bit line 2 Word line Plate line Bit line 1 Bit line 2 Capacitor V 1 Ferroelectric capacitor 1 Ferroelectric capacitor 2 Capacitor V 2 FeRAM Writing operation Plate line Reading operation • Prevent destructive read-out * http://www,wikipedia.org/

  9. Requirements for Ferroelectric Materials FeRAM cell structure : • Large residual polarisation • → High recording density • Small dielectric constant • → Read-out error reduction • Small coercive electric field • → Low power consumption • High fatigue endurance • → 10-year usage (> 10 12polarisation reversal) • High remanence • → 10-year tolerance for data • Small imprint • → High recording density

  10. Ferroelectric Materials ABO3 type materials : * http://loto.sourceforge.net/feram/doc/film.xhtml

  11. Polarisation Hysteresis For example, BaTiO3 : * http://loto.sourceforge.net/feram/doc/film.xhtml

  12. Applications 2-Mb FeRAM introduced by Fujitsu : * http://www.fujitsu.com/

  13. Comparison between Next-Generation Memories * http://techon.nikkeibp.co.jp/article/HONSHI/20070926/139715/

  14. Phase Change In 1960s, Stanford R. Ovshinsky studied phase-change properties of chalcogenide In 1969, Charles Sie demonstrated the feasibility for memory applications. In 1999, Ovonyx was established for memory realisation : • 512 Mbit (Samsung, 2006) • 1 Gbit (Numonyx, 2009) • 1.8 Gbit (Samsung, 2011) * http://www.esrf.eu/news/general/phase-change-materials/index_html; ** http://www.careace.net/2010/05/06/samsung-introducing-phase-change-memory-in-smartphones/

  15. Phase Change Random Access Memory (PRAM) Required writing currents for several techniques dependent upon cell size: • Utilise phase change • Low resistivity : crystalline phase • High resistivity : amorphous phase • CMOS process compatible • Rewritability : 1,000 ~ 100,000 times • Destructive read-out * http://www.wikipedia.org/; http://nextgenlog.blogspot.com

  16. PRAM Properties PRAM properties as compared with NOR-flash memory : ** http://www.hynix.com/mail/newsletter_2009_07/eng/sub02.html

  17. PRAM Operation PRAM operation : * * http://www.intechopen.com/books/advances-in-solid-state-circuit-technologies/impact-of-technology-scaling-on-phase-change-memory-performance

  18. PRAM Architecture PRAM architecture : * * http://www.intechopen.com/books/advances-in-solid-state-circuit-technologies/impact-of-technology-scaling-on-phase-change-memory-performance

  19. Resistive Random Access Memory (ReRAM) In 1997, Yoshinori Tokura found colossal magnetoresistance (CMR) : In 2002, Sharp demonstrated 64-bit ReRAM with Pr0.7Ca0.3MnO3 : • Utilise large resistivity change • High endurance : ~ 10 12 • Fast switching speed : < 1 ns • CMOS process compatible * http://www.cmr.t.u-tokyo.ac.jp/; ** http://phys.nsysu.edu.tw/ezfiles/85/1085/img/588/Oxide-basedResistiveMemoryTechnology_CHLien.pdf

  20. ReRAM Operation Unipolar / bipolar operations : * ** http://phys.nsysu.edu.tw/ezfiles/85/1085/img/588/Oxide-basedResistiveMemoryTechnology_CHLien.pdf

  21. ReRAM Operation Cycle Oxygen vacancy can be repaired during the operation cycle : * ** http://phys.nsysu.edu.tw/ezfiles/85/1085/img/588/Oxide-basedResistiveMemoryTechnology_CHLien.pdf

  22. ReRAM Demonstration Samsung (2004) : * Stanford (2011) : * ** http://phys.nsysu.edu.tw/ezfiles/85/1085/img/588/Oxide-basedResistiveMemoryTechnology_CHLien.pdf

More Related