1 / 6

Design of a Simple Customizable Microprocessor

This document details the design and implementation of a simple, customizable microprocessor known as the SIMP. It covers the critical components, including the control unit, pulse distributor, reset circuitry, operation decoder, and interrupt circuitry. The implementation is based on FPGA technology and references foundational concepts from "Digital System Design and Prototyping" (Chapters 7 and 15). Key insights are provided regarding power-up/reset signals and interrupt requests, illustrated through various figures. The guide aims to assist in achieving success in the ASIC/FPGA design field.

kaylee
Télécharger la présentation

Design of a Simple Customizable Microprocessor

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Design of a Simple Customizable Microprocessor • SIMP – Implementation- Cont’d • Control Unit Implementation • Main Parts • Pulse Distributor • Reset Circuitry • Operation Decoder • Interrupt Circuitry * Chapter 7 and 15, “Digital System Design and Prototyping” • What happens when Power-up or Reset Signal Occurs? • An Interrupt Request is Generated? Fig-11: SIMP’s Control Unit FPGA based System Design

  2. Design of a Simple Customizable Microprocessor • SIMP – Implementation- Cont’d • Control Unit Implementation – Cont’d • Pulse Distributor always @(ff) begin case (ff) 2'b00: T = 4'h1; 2'b01: T = 4'h2; 2'b10: T = 4'h4; 2'b11: T = 4'h8; default: T = 4'h1; endcase end endmodule module pulsdist(T, clk, clr, ena); output [3:0] T; input clk, clr, ena; reg [1:0] ff; reg [3:0] T; always @(posedge clk) begin if (clr) ff <= 2'd0; else if (ena) ff <= ff + 1; end * Chapter 7 and 15, “Digital System Design and Prototyping” Fig-12: Pulse Distributor FPGA based System Design

  3. Design of a Simple Customizable Microprocessor • SIMP – Implementation- Cont’d • Control Unit Implementation – Cont’d • Operation Decoder * Chapter 7 and 15, “Digital System Design and Prototyping” Fig-14: Operation Decoder FPGA based System Design

  4. Design of a Simple Customizable Microprocessor • SIMP – Implementation- Cont’d • Control Unit Implementation – Cont’d • Reset Circuitry • Interrupt Circuitry * Chapter 7 and 15, “Digital System Design and Prototyping” Fig-15: Reset Circuit FPGA based System Design

  5. Design of a Simple Customizable Microprocessor • SIMP – Implementation- Cont’d • Control Unit Implementation – Cont’d • Control Unit - Overall * Chapter 7 and 15, “Digital System Design and Prototyping” Fig-16: Control Unit FPGA based System Design

  6. I WishYouAll VerySuccessful Carrierin ASIC/FPGADesignField! FPGA based System Design

More Related