1 / 27

Sequential Ckts, Latches and Timing Issues

Sequential Ckts, Latches and Timing Issues. Today: First Hour : Sequential Circuits, Latches Section 6.1.1 of Katz’s Textbook In-class Activity #1 Second Hour : J-K latch, Timing issues Section 6.1.2-6.1.4 of Katz’s Textbook In-class Activity #2. Combinational vs Sequential Logic.

keala
Télécharger la présentation

Sequential Ckts, Latches and Timing Issues

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Sequential Ckts, Latches and Timing Issues • Today: • First Hour: Sequential Circuits, Latches • Section 6.1.1 of Katz’s Textbook • In-class Activity #1 • Second Hour: J-K latch, Timing issues • Section 6.1.2-6.1.4 of Katz’s Textbook • In-class Activity #2

  2. Combinational vs Sequential Logic Combinational logic circuits Circuits whose outputs are a function of their current inputs only Sequential logic circuits Circuits whose outputs are a function of their current inputs AND stored information about previous inputs Contain storage elements Contain feedback connections

  3. INPUTS OUTPUTS Combinational network NEXT STATE Storage elements CURRENT STATE Sequential Switching Networks Block diagram of a sequential network

  4. Y tpd Propagation Delay Let’s consider a buffer that has a propagation delay of tpd Y Suppose the input of the buffer is set to Y . After tpd seconds the output will be Y .

  5. Feedback Suppose we connect the output to its own input a storage element! Y Y tpd If the input of the buffer is Y for at least tpd seconds, after tpd seconds the output becomes Y . Now, suppose we connect the output to its own input. Then this process is repeated indefinitely. It is independent of the value of Y !

  6. tpd Buffers are usually implemented using a pair of inverters 1 2 1 2 tpd tpd Storage Elements

  7. Y tpd tpd X R S Solution!! Replace the inverters with NOR gates 1 2 1 2 Storage Elements Problem!! No way to change the information

  8. Y R X Q R S Q S R-SLatch Since X and Y are always complements, we rename them Qand Q The R-S Latch Redrawn to show symmetry

  9. Q Q R-S Latch Walk-thru R=0 Q S=0 R=0 => invert S=0 => invert Q Result: Hold on to Q

  10. R-S Latch Walk-thru R=1 Q=0 Q = 1 S=0 R=1 => Q = 0 (“reset function”) S=0 => invert Q Result: Reset Q to 0

  11. Q Q R-S Latch Walk-thru R=0 Q=1 Q = 0 S=1 R=0 => invert S=1 => set to 0 Result: “set” Q to 1

  12. Q Q R-S Latch Walk-thru R=1 Q S=1 R=1 => try to set Q to 0! S=1 => try to set to 0! Result: unstable race condition !

  13. Functional truth table S R Q 0 0 Q hold 0 1 0 reset 1 0 1 set 1 1 unstable avoid Cross-Coupled NOR Gates This is the basis of current memory chips This device is called a latch

  14. Timing Diagram Cross-Coupled NOR Gates R Q S \Q Timing Waveform Reset Hold Reset Set Race Set Forbidden State Forbidden State

  15. Functional truth table Do Activity #1 Now S R Q 0 0 Q hold 0 1 0 reset 1 0 1 set 1 1 unstable avoid Cross-Coupled NOR Gates: R-S Latch R Q S \Q Timing Waveform Reset Hold Reset Set Race Set Forbidden State Forbidden State

  16. The R-S Latch Next State Table Q+ is the next state: the state after input changes propagate to the outputs S R Q Q+ 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 NOT 1 1 1 ALLOWED What is the next state for these inputs? Use Don’t-Care for outputs of forbidden inputs ? ? X X

  17. Functional behavior label HOLD The R-S Latch Next State Table S R Q Q+ 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 XNOT 1 1 1 XALLOWED RESET SET

  18. Characteristic equation Q+ = S + R Q R-S Latch Characteristic Equation K-map for Q+ S R Q Q+ 0 0 0 0 HOLD 0 0 1 1 0 1 0 0 RESET 0 1 1 0 1 0 0 1 SET 1 0 1 1 1 1 0 X NOT 1 1 1 X ALLOWED QSR 00 01 11 10 0 0 0 X 1 1 1 0 X 1 Simplify !!!

  19. Q E Q S Gated Latch Latch is level-sensitive, "clocked" by E R Latch operation enabled by E Outputs change when E is low: RESET and SET Otherwise: HOLD Input sampling enabled by gates

  20. NEW !!! Eliminate the forbidden inputs Introduce “toggling” 1 TOGGLE 0 The J-K Latch NEXT STATE TABLE J K Q Q+ 0 0 0 0 HOLD 0 0 1 1 0 1 0 0 RESET 0 1 1 0 1 0 0 1 SET 1 0 1 1 1 1 0 1 1 1

  21. The J-K Latch Schematic Latch Q K R Q’ Q J S Q

  22. Characteristic equation Q+ = J Q + K Q J-K Latch Characteristic Equation NEXT STATE TABLE K-map for Q+ J K Q Q+ 0 0 0 0 HOLD 0 0 1 1 0 1 0 0 RESET 0 1 1 0 1 0 0 1 SET 1 0 1 1 1 1 0 1 TOGGLE 1 1 1 0 QJK 00 01 11 10 0 0 0 1 1 1 1 0 0 1 Simplify !!!

  23. Timing Diagram Latch Q K R Q Q J S Q Reset Set Toggle Problem: Keeps toggling!

  24. Clock a periodic external event (input) Clock SynchronousNetworks CLOCKED OUTPUTS INPUTS Combinational network NEXT STATE Storage elements CLOCK CURRENT STATE synchronizes when current state changes happen keeps system well-behaved makes it easier to design and build large systems

  25. a high-to-low or low-to-high transition of the clock Hi-Lo edge Lo-Hi edge Clocking Event

  26. Minimum time input is not changing before (setup time) and after (hold time) the clock event Tsu Th Clock event Setup Time & Hold Time There is a timing "window" around the clocking event during which the input must remain stable and unchanged in order to be recognized Input Clock

  27. Due: End of Class Today RETAIN THE LAST PAGE (#3)!! For Next Class: Bring Randy Katz Textbook, & TTL Data Book Required Reading: Sec 6.1,6.3,7.1 of Katz This reading is necessary for getting points in the Studio Activity! Do Activity #2 Now

More Related