180 likes | 274 Vues
This document outlines the assembly process, methodology, and results of thin sensor assemblies at IZM. The sensor production involved sending wafer sensors for under-bump metallization and assembly with Timepix and Medipix3RX ASICs. The methodology includes power testing, threshold equalization, and image capturing with Sr90 source. The results show good yield for 100um ASIC and sensor assembly, with some interesting findings, including unconnected pixels. This data has been shared with colleagues. Thomas Fritzsch at IZM provided additional insights on the unconnected pixels hitmap in 100-on-100um assemblies.
E N D
Lab-measurement results on IZM thin assemblies Mathieu Benoit
Outline • Assembly process • Methodology • Results
Sensor production and procurement: Bumpingat IZM • Micron Sensor Wafer were sent to IZM for Under-Bump Metallization and assembly to Timepix and Medipix3RX ASIC • 10 Sensor wafers processed by IZM • Thickness: 100,150,200,300,650,1500 um • wafer <= 200 um thickness attached to handle wafer for processing 100um-on-100um assembly
Methodology • After wire-bonding, chip is powered, sensor biased at 40V • Chip threshold equalization is performed twice, mask pattern is written to disk • First equalisation lead to weird masked pixel pattern (checkboard) • Second equalization works usually fine • An image of a Sr90 source is taken with Exposure time of 30s (every pixel should see some energy deposition) • A simple algorithm count how many pixel see no or too little signal (<20% of neighbors) and compare to mask
C03-W0126 (100-on-100um) Sr90, 30s Exposure 229 masked pixel in C03-W0126 35567 pixel with no Sr90 in C03-W0126
J08-W0126 (100-on-100um) Sr90, 30s Exposure 56 masked pixel in J08-W0126 56 pixel with no Sr90 in J08-W0126
J10-W0126 (100-on-100um) Sr90, 30s Exposure 190 masked pixel in J10-W0126 195 pixel with no Sr90 in J10-W0126
K04-W0126 (100-on-100um) Sr90, 30s Exposure 52 masked pixel in K04-W0126 52 pixel with no Sr90 in K04-W0126
K05-W0126 (100-on-100um) Sr90, 30s Exposure 28 masked pixel in K05-W0126 39 pixel with no Sr90 in K05-W0126
K06-W0126 (100-on-100um) Sr90, 30s Exposure 31 masked pixel in K06-W0126 31 pixel with no Sr90 in K06-W0126
Conclusion • New assemblies show pretty good yield for the bumping of 100um ASIC to 100um Sensors (5/6 perfect sensors) • Only one assembly with a catastrophic failure, plan to send it back to IZM for further X-Ray study, chip was fine before wire-bonding • Ian mention that assemblies were quite fragile • Maybe lift-off occurred during wire-bonding process • 4 more assemblies with 150um n-in-p on 100um currently at the bonding lab This is now our thinnest full functional module we ever did using this technology.I forwarded this results immediately to all colleagues involved in this task. Thomas Fritzsch, IZM
Unconnected pixels Hitmap, 100 on 100 um Assemblies