1 / 4

Efficient Fault Tolerance in Chip Multiprocessors Using Multiplexed Redundant Execution Technique

This paper discusses the Multiplexed Redundant Execution (MRE) technique as a solution for efficient fault tolerance in chip multiprocessors (CMPs). CMPs face challenges like soft errors and wear-out-related permanent faults as they become prevalent for performance growth. MRE involves a leading core pool for applications requiring fault tolerance, a trailing core pool for similar applications, and a non-redundant core pool. Experimental results show that MRE achieves better average performance degradation (2%) compared to traditional fault tolerance methods (<18%).

loring
Télécharger la présentation

Efficient Fault Tolerance in Chip Multiprocessors Using Multiplexed Redundant Execution Technique

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Paper Report Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors PramodSubramanyan, Virendra Singh Supercomputer Education and Research Center, Indian Institute of Science, Bangalore, India Kewal K. Saluja Electrical and Computer Engg. Dept., University of Wisconsin-Madison, Madison, WI Erik Larsson Dept. of Computer and Info. Science, Linkoping University, Linkoping, Sweden Design, Automation & Test in Europe Conference & Exhibition (DATE), 2010 Cite count: 16 Presenter: Jyun-Yan Li

  2. What’s the problem • Chip multiprocessors (CMPs) become the major for performance growth • Susceptible to soft errors, wear-out related permanent fault … • 2 cores or thread contexts execute single program in the CMP • Throughput loss • The throughput of the CMP decreases to half • System cost • Cooling, energy and maintenance cost

  3. Proposal method • Multiplexed Redundant Execution (MRE) • Leading core pool • Executing applications that require fault tolerance • Trailing core pool • Executing applications that require fault tolerance • 3th pool • Non-redundant applications

  4. Experimental result • Workload: 9 applications form the SPEC2000 • Reducing input set by the MinneSPEC • Average Performance • MRE degrades 2% • CRT degrades 18%

More Related