Download
1 / 3
30 likes | 162 Vues
This study explores the microarchitecture of the Alpha 21264 CPU, focusing on its design and performance optimizations in computer architecture. Each red square on the chip represents edges that last one clock cycle, with advancements in design that allow for finer grid tiling. It discusses key research papers that examine the limits of conventional microarchitecture scaling and highlights low power design methodologies. Furthermore, it includes project proposals and class presentations focused on parallel architecture. An in-depth examination for those interested in advanced computer architecture and VLSI.
E N D
Alpha 21264: Microarchitecture and Performance Krste Asanović Computer Architecture Group MIT Laboratory for Computer Science krste@lcs.mit.edu http://www.cag.lcs.mit.edu/6.893-f2000/
35nm Chip • Each red square has edges one clock cycle long • Finer grid is tiles with half-perimeter of one clock cycle • Assumes 8 FO4 cycle, 30mm chip edge
Next Few Weeks • 9/19 T Alpha 21264 case study part 2: VLSI Implementation gronowski:ijssc:1998 (Albert Ma), farrel:jssc:1998 (Mike Zhang) • 9/21 R Limits of conventional microarchitecture scaling palacharla:isca:1997(?), agarwal:isca:2000(?) • 9/26 T Project proposal written proposal + class presentation • 9/28 R Low Power Design Lecture • 10/3 T Parallel Architecture Overview Lecture
