1 / 12

Project D1427: Stand Alone FPGA Programmer

Project D1427: Stand Alone FPGA Programmer. High Speed Digital Systems Lab. Midterm presentation 7/1/09. Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman. Agenda. Project characterization. Work done since characterization. Technical description.

olina
Télécharger la présentation

Project D1427: Stand Alone FPGA Programmer

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Project D1427:Stand Alone FPGA Programmer High Speed Digital Systems Lab Midterm presentation 7/1/09 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman

  2. Agenda • Project characterization. • Work done since characterization. • Technical description. • User interface. • Blocks diagram. • .hexout format. • Test case. • Project’s tasks. • Schedule.

  3. Project characterization • Design a system for programming Altera FPGA directly from a PC. • The system gets gate level burn ready software from PC in hexout format. • Translate to JTAG format. • Burn the software onto an Altera FPGA. FPGA programmer hexout format JTAG format

  4. Work done since characterization • Understanding the system requirements and choosing hardware. • Learning the Quartus burn file formats. • HDL designer and Quartus work environment. • The project’s test case had been preformed on full Quartus flow.

  5. MMC experiment card DLP Cyclone Driver JTAG output hexout input USB JTAG inputs Technical description • The system is uses the MMC experiment card, which has a DLP for USB communication and Altera Cyclone FPGA. • The system also includes software driver.

  6. User interface • The user interface will be a command line software. • The command line will include the input which is a valid .hexout file. • The software will output success message or failure errors.

  7. Blocks diagram acknowledge acknowledge acknowledge • Software block transmits the .hexout file one Byte at a time to the DLP. • Receiver block receives each byte from the DLP and store it. • Transmitter block transmits the Byte bit by bit using JTAG format to the target FPGA. transmit transmit Software block Receiver block JTAG output Transmitter block JTAG output hexout Binary Byte Byte

  8. .hexout format • The input to the system should be a completely burn ready program from Quartus. • The format usually used by Quartus is .sof or .pof. • Quartus can convert each of the above into an .hexout format.

  9. Test case • The card from the digital system experiment has been chosen as a test case. • The test case is a simple program that changes the card’s display. • The test case is build from a state machine and a truth table. • The test case had been completed successfully using full Quartus flow and .sof format.

  10. Project’s tasks • Block level design. • VHDL coding of logical unit. • C coding of software driver. • Debugging. • Create connector for JTAG outputs. • Test case. • Summary and final report.

  11. Schedule

  12. Schedule

More Related