1 / 29

Synthesis of multiple rail phase encoding circuits

Synthesis of multiple rail phase encoding circuits. Andrey Mokhov, Crescenzo D’Alessandro, Alex Yakovlev Microelectronics System Design Group, School of EECE, Newcastle University, UK {andrey.mokhov, crescenzo.dalessandro , alex.yakovlev} @ ncl.ac.uk. Outline. Phase encoding

orli
Télécharger la présentation

Synthesis of multiple rail phase encoding circuits

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Synthesis of multiple railphase encoding circuits Andrey Mokhov, Crescenzo D’Alessandro, Alex Yakovlev Microelectronics System Design Group, School of EECE, Newcastle University, UK {andrey.mokhov, crescenzo.dalessandro, alex.yakovlev}@ncl.ac.uk UK Asynchronous Forum, September 2008

  2. Outline • Phase encoding • Conditional partial order graphs • Circuit synthesis • Phase detector • Matrix phase encoder • One hot phase encoder • Binary phase encoder • Conclusions and future work Outline UK Asynchronous Forum, September 2008

  3. Phase encoding • Self-synchronous data communication protocol introduced by D'Alessandro et al [ PATMOS’05 ] • Reliability to single event upsets • High information capacity • No scalable implementations of multiple rail controllers ‘abdc’ symbol sensitive interval 4-wire channel: 4! = 24 symbols > 24 = 16 binary symbols log(n!) ≈ n·log(n) Phase encoding UK Asynchronous Forum, September 2008

  4. Comparison with DI communication protocols Phase encoding UK Asynchronous Forum, September 2008

  5. n-wire phase encoding channel Phase encoding UK Asynchronous Forum, September 2008

  6. Outline • Phase encoding • Conditional partial order graphs • Circuit synthesis • Phase detector • Matrix phase encoder • One hot phase encoder • Binary phase encoder • Conclusions and future work Outline UK Asynchronous Forum, September 2008

  7. Conditional Partial Order Graphs [ DATE’08 ] Conditional Partial Order Graphs UK Asynchronous Forum, September 2008

  8. Controllers synthesis using CPOGs • CPOG model can be used for phase encoding controllers specification and synthesis: • Vertices correspond to the signal transitions in the channel • Conditional arcs determine the order of the transitions • 2-wire phase encoder specification example: Conditional Partial Order Graphs UK Asynchronous Forum, September 2008

  9. Outline • Phase encoding • Conditional partial order graphs • Circuit synthesis • Phase detector • Matrix phase encoder • One hot phase encoder • Binary phase encoder • Conclusions and future work Outline UK Asynchronous Forum, September 2008

  10. Phase detector • Decodes phase encoded symbols by detecting the relative order between all the pairs of transitions • Consists of n(n-1)/2 mutual exclusion (mutex) elements Circuits synthesis UK Asynchronous Forum, September 2008

  11. Outline • Phase encoding • Conditional partial order graphs • Circuit synthesis • Phase detector • Matrix phase encoder • One hot phase encoder • Binary phase encoder • Conclusions and future work Outline UK Asynchronous Forum, September 2008

  12. Matrix phase encoder • Generates phase encoded symbols given the matrix X = {xkj} of pairwise comparisons of the output transitions 1 → 2 → 3 1 → 3 → 2 2 → 1 → 3 2 → 3 → 1 3 → 1 → 2 3 → 2 → 1 Circuits synthesis UK Asynchronous Forum, September 2008

  13. Matrix phase encoder (implementation) Circuits synthesis UK Asynchronous Forum, September 2008

  14. Matrix phase encoder (implementation) Circuits synthesis UK Asynchronous Forum, September 2008

  15. Outline • Phase encoding • Conditional partial order graphs • Circuit synthesis • Phase detector • Matrix phase encoder • One hot phase encoder • Binary phase encoder • Conclusions and future work Outline UK Asynchronous Forum, September 2008

  16. One hot phase encoder • Generates phase encoded symbols given one hot data X = {x1…xn!} Circuits synthesis UK Asynchronous Forum, September 2008

  17. One hot phase encoder (logic optimisation) • The synthesised CPOG can be optimised Circuits synthesis UK Asynchronous Forum, September 2008

  18. One hot phase encoder (controller) Circuits synthesis UK Asynchronous Forum, September 2008

  19. Outline • Phase encoding • Conditional partial order graphs • Circuit synthesis • Phase detector • Matrix phase encoder • One hot phase encoder • Binary phase encoder • Conclusions and future work Outline UK Asynchronous Forum, September 2008

  20. Binary phase encoder • Data is normally given in binary form • Binary phase encoder generates phase encoded symbols given binary encoded data Circuits synthesis UK Asynchronous Forum, September 2008

  21. Outline • Phase encoding • Conditional partial order graphs • Circuit synthesis • Phase detector • Matrix phase encoder • One hot phase encoder • Binary phase encoder • Conclusions and future work Outline UK Asynchronous Forum, September 2008

  22. Conclusions and future work • The work presents a scalable approach for synthesis of multiple rail phase encoding circuits • The approach uses the CPOG model in order to avoid exponential explosion of STG specifications due to duplication of events • Phase encoders are synthesised for matrix, one hot, and binary source encodings, but the approach can be easily adapted for the other encodings e.g. m-of-n encoding • The future work includes the development of automated synthesis tools based on the presented theoretical techniques Conclusions and future work UK Asynchronous Forum, September 2008

  23. End Thank you! Questions? UK Asynchronous Forum, September 2008

  24. STG specification explosion UK Asynchronous Forum, September 2008

  25. STG specification explosion UK Asynchronous Forum, September 2008

  26. First scenario STG specification explosion UK Asynchronous Forum, September 2008

  27. First scenario Second scenario STG specification explosion Event duplication! UK Asynchronous Forum, September 2008

  28. STG specification explosion + Reduces event duplication + Can be synthesised automatically (e.g. Petrify) – Difficult for manual design – Not visual – Contains a lot of additional places to track the choices – Very time consuming to generate UK Asynchronous Forum, September 2008

  29. End Thank you! More Questions? UK Asynchronous Forum, September 2008

More Related