70 likes | 250 Vues
VLSI Testing. Design error and fault simulation. 304-649. Jean-François Boland. Presentation Plan. Project Overview Design error and fault models ESIM Software Future work. Project Overview. Simulation Design error Logical fault ESIM software, [Al-Asaad 00], [Hayes 00]
E N D
VLSI Testing Design error and fault simulation 304-649 Jean-François Boland
Presentation Plan • Project Overview • Design error and fault models • ESIM Software • Future work
Project Overview • Simulation • Design error • Logical fault • ESIM software, [Al-Asaad 00], [Hayes 00] • Fault and design errors models • Algorithms use for faults/errors simulation • Experimental results and performances
Error models Design error • Gate Substitution Errors (SIGSE, MIGSE) • 67% of all manual design errors • Gate Count Errors (EGE, MGE) • Input Count Errors (EIE, MIE) • Wrong Input Errors (WIEs) Fault error • Single Stuck-Line (SSL) • Input Pattern (IP)
ESIM Software Specifications • Written using C++ (open source) • Simulation algorithms for GP1 and GP2 errors • Uses the netlist format of the ISCAS-85 benchmark circuits. Application • Evaluate the coverage of design errors and logical faults of typical ATPG.
Future work • GP1 and GP2 algorithms overview. • Performances and experimental results analysis. • ESIM functionality requirements. • Limits and improvements.