1 / 13

Superscalar Architecture Design Framework for DSP Operations

Superscalar Architecture Design Framework for DSP Operations. Rehan Ahmed. Overview. Optimization tool. Alters superscalar architectural configuration parameters to suit a given DSP application. It alters the architectural blocks (Number of ALU, Cache Size etc). Motivation.

stesha
Télécharger la présentation

Superscalar Architecture Design Framework for DSP Operations

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Superscalar Architecture Design Framework for DSP Operations Rehan Ahmed

  2. Overview • Optimization tool. Alters superscalar architectural configuration parameters to suit a given DSP application. • It alters the architectural blocks (Number of ALU, Cache Size etc).

  3. Motivation • Giving designers an initial idea about how their design should look like. • Particularly useful for software defined radio applications.

  4. Optimizations can target both power consumption and speed. • Target Function: SimplescalarWATTCH • Stage 1: Search and optimization algorithm (Simulated Annealing) • Stage 2: Heuristic Approach

  5. Simulated Annealing

  6. Simulated Annealing Parameter set

  7. Final configuration from simulated annealing further optimized using the heuristic approach • Heuristic approach based on the operating principle of superscalar architecture.

  8. Optimization Results • IFFT Operation • Scale=40 (High precedence given to efficiency)

  9. Results Summary • Optimized Configuration performance measures • Instructions per Cycle: 1.1934 • Average Power per Instruction: 4.6744 • Instructions per second (1GHz) 1.193421 G • Transistor Count 10,645,929 • Transistor Count for Pentium III 9,500,000

More Related