1 / 15

Modern Crossbar Switch Designs for Multiprocessing Systems on Chip and Multicore Architectures

This document explores the hardware design of several contemporary crossbar switches utilized in multiprocessing systems on chip (MPSoC) and multicore designs. It covers various architectures, including AMD Opteron and Intel Xeon 7500, emphasizing their buffering techniques, bandwidth capabilities, and crosspoint implementations. Key characteristics such as system request queues, buffer sizes, and pipelining are compared among different architectures. Issues like output congestion and solutions, including the Knockout switch and concentrator designs, are also discussed in detail.

tad-pena
Télécharger la présentation

Modern Crossbar Switch Designs for Multiprocessing Systems on Chip and Multicore Architectures

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Crossbar switches By Alejandro Ayala

  2. Hardware design • Show hardware design of several modern crossbar switches used for multiprocessing system on chip or multicore design.

  3. AMD Opteron Architecture [1] • Integrated N.Bridge • Data & Command packets are separated

  4. Intel Xeon 7500 [2]

  5. Intel Xeon 7500 (cont) • 8 port (each 80bit) • Intel QuickPath Interconnect communication

  6. UltraSPARC T2 [4] • pipeline crossbar • High-bandwidth • 8x9 xBar • Cores-Mem • Cores-I/O

  7. UltraSparc T2 (cont) • Divided into two parts • PCX • CPX • PCX/CPX divided into two parts • Arbiter • Assigns by old age • Data slice

  8. Characteristics of the crossbar • Compare characteristics of several switches used in modern MPSoC design • Are the switches buffered or bufferless? Is buffering done at the input, output, or at each crosspoint? What is the size of the buffers? Why that much? • How is the crosspoint implemented? Are the crossbars pipelined? What is the size of the crossbar switch? What is the bandwidth?

  9. AMD Opteron [1] • Buffers at Input • Size are allocated to optimize throughput

  10. System Request Queue (SRQ) • What is the System request queue in AMD64 Opteron, Athlon X2?

  11. System Request Queue [1] • Prioritizes the access from both cores to use the crossbar. • Prevents contention to memory/resources

  12. Knockout switch • What is knockout switch?

  13. Knockout switch [3] • Problem: • Fully connected switch (ie every input connects to every output) • Congestion at output – different input might want to talk to same output. • Solution: • Concentrator at output • Buffer

  14. Knockout switch Bus Interface

  15. References [1] Pat Conway, Bill Hughes, "The AMD Opteron Northbridge Architecture," IEEE Micro, vol. 27, no. 2, pp. 10-21, Mar./Apr. 2007,doi:10.1109/MM.2007.43 [2] Intel Xeon Processor 7500 series Volume 2, Datasheet, March 2010 [3] Y. Yeh, M. Hluchyj, and A. Acampora, “The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching,” IEEE J. Selected Areas in Comm., vol. 5, no. 8, pp. 1274- 1287, Oct. 1987. [4] U. G. Nawathe, et al.. “An 8-Core 64 Thread 64b Power-Efficient SPARC SoC,” in IEEE International Solid-State Circuits Conference (ISSCC), Dig. Tech Papers, Feb. 2007, pp. 108-110.

More Related