1 / 12

Innovative Diagnostic Techniques for Combinational Logic Design using SLAT Paradigm

This paper introduces a novel diagnostic approach for identifying and addressing logic faults in integrated circuits (ICs) that fail conventional tests. The method, known as SLAT Paradigm, efficiently handles various complex defects, including bridging faults and transitions faults. Unlike traditional techniques, SLAT-based diagnosis focuses on logical defects, minimizing diagnostic complexity. The three-phase SLAT approach involves identifying SLAT patterns, finding explaining multiplets, and forming splats to pinpoint affected pins. The innovative approach discussed in the paper eliminates the need for extensive logic modeling and effectively diagnoses faults without requiring full fault explanation. By presenting a comprehensive overview of the SLAT diagnostic methodology, the author demonstrates a powerful and efficient solution for diagnosing logic faults in ICs.

tova
Télécharger la présentation

Innovative Diagnostic Techniques for Combinational Logic Design using SLAT Paradigm

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Presentation of“Diagnosing combinational Logic Design using SLAT Paradigm” By: Ihab Hawari

  2. Introduction A new way of diagnosing ICs that fail logic tests will be technique of discussed. It can handle bridging fault, opens, transition faults and many more complex defects as easily and as accurately as regular stuck-at faults.

  3. Standard Techniques – General approach • Collecting set of defects. • Translation of defects into logic faults by using fault simulators • Comparing simulated results against data collected at test site • Disadvantage: Single stuck-at Faults model will diagnose most faults but not all. Diagnostic Techniques

  4. Standard Techniques - Recent Technique • Does not require logic modeling • No effect cause analysis • Has 3 Basic Ideas • Focus on defect location • Diagnostic success does not mean full explanation • Diagnostic fail tests are not independent entities Diagnostic Techniques

  5. Combination of pins as logical defects • Reduced complex diagnostic output • Associated with an assumption • SLAT property attached with Failing Pattern • 3 types of patterns • SLAT Pattern • Failing Pattern • Non-failing pattern SLAT Diagnostic Approach

  6. It consists of three phases: - Phase I: SLAT Patterns Identification - Phase II: Finding explaining Multiplet - Phase III: Splat formation SLAT-based diagnosis

  7. Initial Diagnosis • Patterns identification • Consist of loop over failing patterns • Flow chart approach • Table creation for describing relationship between SLAT patterns and pins that explain those patterns. Phase One: SLAT Patterns Identification

  8. Finding sets of pins such that each SLAT pattern is explained by at least one pin in the set. • The minimal sets are called Multiplets. Phase II: Finding explaining Multiplet

  9. Define sets called Splat. • Splat is a set of one or more pins such that each pin in the set belongs to some multiplets • No two pins in the same splat belong to same multiplet. Phase III: Splat formation

  10. The actual pins that can be effected by the defect are localized within its particular splat. Interpretation

  11. experimental

  12. In this paper, author have discussed a new way of diagnosing ICs that fail logic test. SLAT uses a new defect model as the engine for its diagnosis that defines a logical defects as the minimal set of pins that can be affected by the physical defect. conclusion

More Related