urielle-gould
Uploaded by
15 SLIDES
289 VUES
150LIKES

Understanding MIPS Processor Connections: R-type, Memory, and Jump Instructions

DESCRIPTION

This overview focuses on the MIPS processor architecture, emphasizing the importance of appropriate connections between various parts to execute functions. We delve into R-type and memory-type instructions such as lw (load), sw (store), and branch (beq), outlining their data paths and formats. Additionally, we discuss how jump instructions are implemented, including the necessary adjustments to the program counter (PC). Relevant details about opcode, registers, and instruction formats are also covered, providing a comprehensive understanding of MIPS operations.

1 / 15

Télécharger la présentation

Understanding MIPS Processor Connections: R-type, Memory, and Jump Instructions

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. MIPS processor continued

  2. Review • Different parts in the processor should be connected appropriately to be able to carry out the functions. • Connections depending on what we need • Learnt R-type, lw, sw, beq

  3. lw & sw?

  4. Data path only for lw and sw (answer)

  5. Data path for both R-type and memory-type instructions add $rd, $rs, $rt, format: opcode (6 bits) rs (5 bits) rt (5 bits) rd (5 bits) 00000 funct (6 bits) lw $rt, offset_value($rs): opcode (6 bits) rs (5 bits) rt (5 bits) offset (16 bits) sw $rt, offset_value($rs): opcode (6 bits) rs (5 bits) rt (5 bits) offset (16 bits)

  6. Data path for both R-type and memory-type instructions add $rd, $rs, $rt, format: opcode (6 bits) rs (5 bits) rt (5 bits) rd (5 bits) 00000 funct (6 bits) lw $rt, offset_value($rs): opcode (6 bits) rs (5 bits) rt (5 bits) offset (16 bits) sw $rt, offset_value($rs): opcode (6 bits) rs (5 bits) rt (5 bits) offset (16 bits)

  7. Answer

  8. Datapath for R-type, memory, and branch operations

  9. Datapath for R-type, memory, and branch operations (Answer)

  10. Datapath for Memory, R-type and Branch Instructions, plus the control signals

  11. Jump Instruction • Jump instruction seems easy to implement • We just need to replace the lower 28 bits of the PC with the lower 26 bits of the instruction shifted by 2 bits • The shift is achieved by simply concatenating 00 to the jump offset week-13-3.ppt

  12. 31 26 25 0 0 0 0 0 1 0 opcode Address Implementing Jumps • The one we have supports arithmetic/logic instructions, branch instructions, load and store instructions • We need also to support the jump instruction • What are the changes we need to make?

  13. Add j?

  14. Supporting Jump Instruction

  15. In Class Exercise – Supporting Jump Register week-14-1.ppt

More Related