1 / 36

Total Ionizing Dose Effects in Bulk Technologies and Devices

Total Ionizing Dose Effects in Bulk Technologies and Devices. Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton School of Engineering Arizona State University. Outline. Overview of ASU tasks Total ionizing dose defect models Device TID response

viho
Télécharger la présentation

Total Ionizing Dose Effects in Bulk Technologies and Devices

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Total Ionizing Dose Effects in Bulk Technologies and Devices Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton School of Engineering Arizona State University

  2. Outline • Overview of ASU tasks • Total ionizing dose defect models • Device TID response • Drain-to-source leakage • Inter-device leakage • Analysis of defect buildup across oxide structure and between technologies • Other work

  3. ASU task • Characterize and model TID effects in modern devices, primarily CMOS transistors • Technologies: deep sub-micron bulk CMOS, and silicon on insulator, general isolations

  4. ASU task • Characterize and model TID effects in modern devices, primarily CMOS transistors • Technologies: deep sub-micron bulk CMOS, and silicon on insulator, general isolations In Year 1, we have primarily focused ondeep-sub-micron bulk CMOS and generalisolation technologies.

  5. Primary TID Threat TID defect build-up in the “thick” shallow trench isolation (STI) Defects • Not - oxide trapped charge (E’ ) • Nit – interface traps (Pb) Both Nit and Not are related to holesgenerated and/or hydrogen present inoxide first orderassumption Not, Nita tox

  6. Model for Not buildup After Fleetwood et al. TNS 1994 Model Parameters D - total dose [rad] kg - 8.1 x 1012 [ehp/radcm3] fy - field dependent hole yield [hole/ehp] fot - trapping efficiency [trapped hole/hole] tox - oxide thickness [cm]

  7. Hole trapping processes - surviving hole (p) + - hole trap (NT) - trapped hole (Not) + fp - hole flux area = s(e)

  8. Simple analytical model (Not) (steady state) (fp > 0 for all x) fot D (No saturation or annealingand traps at interface) After Rashkeev et al. TNS 2002

  9. Model for Nit buildup After Rashkeev et al. TNS 2002 Model Parameters D - total dose [rad] kg - 8.1 x 1012 [ehp/radcm3] fy - field dependent hole yield [hole/ehp] fDH - hole, D’H reaction efficiency [H+/hole] fit - H+, SiH de-passivation efficiency [interface trap/H+] tox - oxide thickness [cm]

  10. De-passivation processes - hydrogen defect (D’H) - protons H+ - Si-H (NSiH) H - dangling bond (Nit) - proton flux fH area = sit

  11. De-passivation processes (steady state) (fH > 0 for all x) D fit (No saturation or annealingand traps at interface) After Rashkeev et al. TNS 2002

  12. Leakage paths Defect build-up in STI creates leakage paths in CMOS ICs. NMOS Drain-to-Source 1 NMOS D/S to NMOS S/D 2 3 NMOS D/S to NWELL 3 2 1 2 and 3 are inter-device leakage CMOS inverters

  13. NMOS drain-to-source leakage Increasingtotal dose

  14. Parasitic leakage model • Parasitic “edge” device modeled as MOSFET operating in parallel with “as drawn” FET. • “Effective” parameters for “edge” device are extracted from data.

  15. Extracting electrical characteristics ID“edge”(post)≈ IDtotal(post) – IDtotal(pre) IDtotal(post) • Two assumptions: • IDtotal(pre) ≈ ID“as-drawn”(pre) • ID“as-drawn”(post) ≈ ID“as-drawn”(pre) ID“edge”(post) IDtotal(pre)

  16. “Edge” Capacitor Prior to radiation exposure, the MOS capacitor of the “edge” device has small dimensions, W and tox a tox-eff Weff + + + STI +

  17. “Edge” Capacitor Upon radiation exposure, the “edge capacitor is degradedand the dimensions enlarged. a tox-eff Weff + + + + STI + + a tox-eff Weff + + + + + + Increasingtotal dose STI +

  18. “Edge” Capacitor Increased defect buildup in theSTI sidewall leads to further increases in W and tox, until inherent limitations are met. a tox-eff Weff + + + + STI + + a tox-eff Weff + + + + + + Increasingtotal dose + + + + STI + + + + + + + a tox-eff + + Weff + + + + + + + + + STI +

  19. 2D simulations Simulations show how increased Not along sidewall increases the width of the channel and the capacitor thickness Weff Weff Weff Not = 2×1012 cm-2 Not = 5×1012 cm-2 Not = 7×1012 cm-2

  20. New Test Structure Devices designed by Faccio and fabricated at STMicro enable measurements on sidewall capacitor. • 90 um Pre-rad • 1.3 um overlap

  21. Parameter extraction • Weff increases withTID (increased strong -inv current) • Not and Nit increase with TID (shift in threshold voltage) • Nitandtox increasewith TID (reducedsubthreshold slope) • Not increasewith TID (shifts inmidgap voltages)

  22. Simultaneous equations 1. 2. 3. 4. Solving simultaneouslyenables extraction of parameters and defectlevels at each TID value

  23. Parameters and sidewall defects Parameters Defects

  24. Inter-device leakage n+ D/S to n-well n+ D/S to n+ D/S Charge build-upin STI base

  25. Field oxide transistors n p - - well well Metal 1 n-well n+ D/S n+ n+ + + + + STI - n+ D/S Metal 1 noise floor n-well 130 nm bulk CMOS

  26. Field oxide capacitors Single cell 1500 Single Cell FOXCAPs in parallel gate area of individual cell ~ 7.4 μm x 11.4 μm 130 nm data

  27. Defect build-up in STI base • Defect build-up is: • Greater for higher oxidefields (consistent w/ fy) • Linear with dose(no saturation … yet)

  28. Comparison to other isolation technologies (Not) *data taken after 20 krad(SiO2) exposures **radiation bias is 0V for all devices

  29. Sidewall vs. Base Comparison (Not) Indicates saturation in defect buildup

  30. Sidewall vs. Base Comparison (Nit)

  31. Other Work • Separation of switch state defects in thick isolationoxides using frequency dependent charge pumping • Packaging issues

  32. Gate sweep data Nss Nss Increased current is caused by switching state buildup (Nss) whichis composed of both interface and border traps

  33. Separation of Switching States Indicates border traps

  34. Packaging Issues • Recent testing showed 3x increase in Nit in GLPNP devices packaged with sealed gold plated kovar lids than packages with taped-on lids.

  35. It’s a hydrogen problem • As sealed lid is removed, H2 moves quickly out of the package and a concentration gradient is established for the remaining H2 in the oxide to diffuse out, thus reducing Nit generation.

  36. Another time dependent process Results shows time dependence of Nit build-up related hydrogen out diffusion … we are working on the rate equations for this

More Related