1 / 13

Implementing Timer Interrupts with ACLK and CCR for MSP430 in Upmode Configuration

This technical guide outlines the setup and operation of timer interrupts for the MSP430 microcontroller using ACLK (32.768kHz) in upmode. It covers various scenarios, including case A, B, and C, with detailed commands for clearing timers and enabling CCR1, CCR2, and overflow interrupts. Each case features specific patterns and timing operations, ensuring precise control of timer functions. The configuration settings are crucial for optimizing operation and achieving reliable timing sequence execution.

weldon
Télécharger la présentation

Implementing Timer Interrupts with ACLK and CCR for MSP430 in Upmode Configuration

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Normal operation A B C ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 1 Interrupt CCR1 Interrupt overflow Interrupt CCR2 Interrupt Note: Timer Settings : Upmode / CCR0=7 / CCR1 =7/ CCR2=1 Interrupts Enabled: CCR1/CCR2/overflow

  2. Case A: Pattern1Timer is cleared in A duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 1 0 Interrupt CCR1 Interrupt overflow Interrupt CCR2 Interrupt

  3. Case A: Pattern 2Timer is cleared in A duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 0 Interrupt CCR2 Interrupt CCR1 Interrupt overflow Interrupt

  4. Case B: Pattern 1Timer is cleared in B duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 2 1 Interrupt CCR1 Interrupt CCR2 Interrupt

  5. Case B: Pattern2Timer is cleared in B duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 0 1 Interrupt CCR2 Interrupt CCR1 Interrupt

  6. Case B: Pattern3Timer is cleared in B duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 1 Interrupt CCR2 Interrupt CCR1 Interrupt

  7. Case B: Pattern4Timer is cleared in B duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 1 2 Interrupt CCR2 Interrupt CCR1 Interrupt

  8. Case C: Pattern 1Timer is cleared in C duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 0 5 6 7 1 2 Interrupt CCR1 Interrupt CCR2 Interrupt

  9. Case C: Pattern 2Timer is cleared in C duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 0 5 6 7 0 1 Interrupt CCR2 Interrupt CCR1 Interrupt

  10. Case C: Pattern3Timer is cleared in C duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 2 1 Interrupt CCR2 Interrupt CCR1 Interrupt

  11. Case C: Pattern4Timer is cleared in C duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 1 0 Interrupt CCR2 Interrupt CCR1 Interrupt

  12. Case C: Pattern5Timer is cleared in C duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 1 2 Interrupt CCR2 Interrupt CCR1 Interrupt

  13. Case C: Pattern6Timer is cleared in C duration command : TA0CTL |= (MC_1 | TACLR); Timer Clear ACLK (32.768kHz) Timer count (ex. TA0R) 5 6 7 0 1 Interrupt CCR2 Interrupt CCR1 Interrupt

More Related