1 / 5

Cool Code Compression for Hot RISC

This project proposal explores advanced code compression techniques to address the growing complexity and size of embedded systems, which now constitute half of the processor market. As embedded code size increases, it contradicts goals of low cost and small area. We will examine solutions through statistical and dictionary compression methods, and investigate modifications to the instruction set. Our approach focuses on selecting suitable compression algorithms, modifying the gcc compiler for compression-friendly code generation, and developing efficient hardware for decompression. Simulation will utilize SPECint95, SPECint2000, and MediaBench workloads.

wells
Télécharger la présentation

Cool Code Compression for Hot RISC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Cool Code Compression for Hot RISC Mark Hampton Michael Zhang 6.893 Project Proposal September 26, 2000

  2. Introduction • Embedded processors make up half of the processor market • Complexity of embedded systems has grown rapidly over the past several years • Increase in size of embedded code contradicts goals of low cost and small area • Code compression is a means of keeping code size from becoming too large

  3. Code Compression Techniques • Text compression provides basis for current techniques • Statistical compression • Dictionary compression • Example systems • CCRP • Lefurgy97 • CodePack • Another alternative: modify the instruction set • Thumb • MIPS16

  4. Our Proposal • Examine code compression from the aspect of low power • Select suitable compression algorithm • Modify compiler to generate compression-friendly code • Develop efficient hardware decompression scheme

  5. Plan of Work • Vanilla Pekoe is the target microprocessor • gcc (egcs-1.0.3a) is the compiler • SyChoSys will be used to simulate performance and energy • Workload: SPECint95, SPECint2000, MediaBench • Timeline • First project checkpoint • Compression algorithm selected • Initial compiler modification and hardware design • Second project checkpoint • Compiler support fully implemented • Working hardware decompression scheme

More Related