1 / 66

IC 設計

IC 設計. 林永隆 清華大學 教授 創意電子 顧問 ylin@cs.nthu.edu.tw. Circuits. Interconnected Network of Devices Resistors Capacitors Inductors Diodes Transistors AC/DC Current/Voltage Sources. Transistors. BJT (Bipolar Junction Transistor) FET (Field-Effect Transistor) Junction FET

york
Télécharger la présentation

IC 設計

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. IC設計 林永隆 清華大學 教授 創意電子 顧問 ylin@cs.nthu.edu.tw NTHU-YLL

  2. Circuits • Interconnected Network of Devices • Resistors • Capacitors • Inductors • Diodes • Transistors • AC/DC Current/Voltage Sources NTHU-YLL

  3. Transistors • BJT (Bipolar Junction Transistor) • FET (Field-Effect Transistor) • Junction FET • MOSFET (Metal-Oxide Semiconductor) • PMOS • NMOS • CMOS (Complementary) NTHU-YLL

  4. Gate Drain Source Transistor Usage • Signal Amplifier • Voltage-Controlled Switch NTHU-YLL

  5. Hierarchy • Switches form gate (AND, OR, NOT) • Gates form module (Adder, Register) • Modules form subsystem (Processor, I/O) • Subsystems form system NTHU-YLL

  6. IC (Integrated Circuits) • Discrete • SSI (Small Scale Integration) • MSI (Medium) • LSI (Large) • VLSI (Very Large) • ULSI (Ultra Large) NTHU-YLL

  7. It all started with Moore’s Law • Number of transistors on a chip doubles every 18 months • CPU performance doubles every 18 months • Memory density quadruples every 3 years • Fab cost doubles every generation • Wealth doubles every ??? NTHU-YLL

  8. Intel Processors FollowMoore’s Law NTHU-YLL

  9. K, M, G, and T • 1970 • K-bit RAM, KIPS processor, K-bps link • 1985 • M-bit RAM, MIPS processor, M-bps link • 2000 • G-bit RAM, GIPS processor, G-bps link • 2015? • Tera-bit RAM, TIPS processor, T-bps link NTHU-YLL

  10. Pentium II NTHU-YLL

  11. Relative Processor Size NTHU-YLL

  12. A Blowfish Cipher The Outstanding Design Award, ASP-DAC-2000 NTHU-YLL

  13. IC Conductors NTHU-YLL

  14. IC Applications • Computing • PC, Servers, Peripherals • Communication • Telecom, Mobile Phone, Networking • Consumer • Auto, Game Console, DSC, CD/VCD/DVD, STB, HDTV, Home Networking, Toys • 3C Convergence • PDA, GPS, Information Appliance NTHU-YLL

  15. IC Everywhere • Car: ECU, ABS, GPS, AV, Toll Collection • Home: Entertainment, Security, Education • Body: Hearing Aid, HB Regulator, Monitor • RF ID, Pico Radio (Last meter) • IC will Smarten Everything • Taiwan Imports more IC than Petroleum NTHU-YLL

  16. Convergence Watch Mobile Phone Set Phone Wrist Watch Game PalmPilot Pet 快譯通 Video Conf. Tamagotchi ??? Clothes ??? TV SmartPen Radio WalkMan PDA NTHU-YLL

  17. IC and Applications Make Possible More IC Capability Applications Demand More NTHU-YLL

  18. IC Economics • 量大就是美 • Unit cost = NRE/Volume + Unit Manu Cost • Typical NRE: a few M USD • One 8” wafer ( = 300,000mm^2) contains 3,000 100mm^2 dies • Each wafer costs $2,000 to make • Chip price ranges from $3 to $300 • Design is the difference NTHU-YLL

  19. IC Categories • Memory • SRAM, DRAM, ROM, FLASH • Processors • MPU, DSP, uC • Logic • Chip-set, Graphics • Analog • RF, IF, A/D, D/A • System-on-a-Chip (SOC) NTHU-YLL

  20. System-on-a-Chip (SOC) RISC DSP RAM ROM Logic MPEG I/O MEMS RF Analog NTHU-YLL

  21. Intel $25.81B NEC $9.216B Toshiba $7.594B Samsung $7.095B TI $7.095B Motorola $6.425B Hitachi $5.521B STMicro $5.080B Philips $5.065B Infineon $5.010B Top 10 Chip Companies in 1999 NTHU-YLL

  22. IC Industry Segments IC Users IC Design Houses Manufacturing, Packaging, Testing Foundry EDA Vendor Library/IP Vendor NTHU-YLL

  23. Terminology • Wafer • 6”, 8”, 12” • Die • Manufactured, Sawed wafer • Chip • Packaged die • Minimum Feature Size • 0.5um, 0.35um, 0.25um, 0.18um, 0.15um, 0.13um NTHU-YLL

  24. Taiwan IDM • Winbond • Macronix (MXIC) • Holtek (Gone) • SiS (Coming) • HuaLon (?) NTHU-YLL

  25. Taiwan Fabless IC Houses • PC Chip-set • SiS, VIA, Ali • Memory • ETRON, UTRON • Consumer • Sun-Plus, Myson, MediaTek • Network • Realtek, TOPIC NTHU-YLL

  26. EDA Vendors • Cadence • Synopsys • Avant! • Mentor Graphics • SpringSoft NTHU-YLL

  27. IC Design Process • Specification Definition • Front-end Design • Prototyping • Back-end Design • Verification • Test Generation • Characterization & QA NTHU-YLL

  28. IC Design Objectives • Functionality • Area Efficiency • Performance (Speed) • Power Consumption • Testability • Manufacturability (Yield Enhancement) • Time-to-Market, -Volume, -Profit NTHU-YLL

  29. Design Entry • Schematic Drawing • HDL Coding • Productivity Tool (e.g., DeBusy from SpringSoft) • Domain Specific (e.g., SPW) • MATLAB, FSM • Hardware/Software Codesign NTHU-YLL

  30. Synthesis • Synthesis for Area, Speed, and Power, and Tradeoff • Design for Testability by Scan Insertion • Automatic Test Pattern Generation NTHU-YLL

  31. Layout • Floorplanning • Placement • Routing • In-Place Optimization; ECO • Clock Tree Synthesis • Power Rail Synthesis • Compaction; Layout Migration NTHU-YLL

  32. Simulation • Functional(RTL) Simulation • Logic (Gate-Level) Simulation • Pre-Layout Simulation • Post-Layout Simulation • Circuit Simulation • Power Simulation • Fault Simulation NTHU-YLL

  33. Verification • Formal, Semi-Formal Verification of Functionality and ECO Change • Timing Verification; True Critical Path Identification; (Static Timing Analysis) • Crosstalk Noise Verification • Layout Verification NTHU-YLL

  34. Layout Verification • Design Rule Checking(DRC) • Electrical Rule Checking(ERC) • Layout vs Schematic (LVS) • Antenna Rule Checking • Electrical Migration Checking • Metal Density Checking NTHU-YLL

  35. Layout Extraction • Parasitic R, C, L • 2D, Quasi 2D, 3D Extraction • Extracted Parasitic Reduction • Delay Calculation; Noise Analysis • Back Annotation NTHU-YLL

  36. VLSI Design Challenges • Complexity • Multi-Million X’tors (16M in P/S2 EE) • Mixed Digital/Analog/RF • Mixed Logic/Memory • Hardware/Software Co-design • Very Deep-Submicron Effect • Wire Delay Dominant, but unknown during front-end design stage NTHU-YLL

  37. Facing the Challenges • New Design Methodology • Platform-Based • Reuse Silicon Intellectual Properties(IP) • Internet NTHU-YLL

  38. Platform-Based Design IP IP IP IP Communication Backplane IP IP IP NTHU-YLL

  39. IC Industry Segments IC User IC House Manufacturing Foundry Library Vendor IP Vendor IP Vendor IP Vendor Design Foundry & IP Outlet EDA Vendor NTHU-YLL

  40. Notable IP Vendors • ARM, MIPS, DSP-Group, LSI Logic, IBM • Phoenix, Zoran, Virtual IP, Artisan • Tensilica, ARC Cores • UniChip, Faraday, SOTA NTHU-YLL

  41. ARM (Advanced RISC Machine) • Chipless Chip Company • License CPU technology to semiconductor houses • $8M per core or $0.5M per design + $0.5 per chip royalty • Very popular in portable applications • Market cap > $20B NTHU-YLL

  42. RAMBUS • High-Speed Protocol Between DRAM and Processor • Burns $100M over 7 years • Chipless, 3% royalty of all DRAM sale CPU DRAM NTHU-YLL

  43. Global Unichip • Design Foundry with IP Offering • Top Design Talent • IP • JPEG Encoder, CODEC for DSC, Scanner, PC Cam • DSP • USB • Embedded Memory NTHU-YLL

  44. IP Requirement • Competitive in functionality, size, power, or performance • Well Characterized (Silicon verified) • Integratable (Documents, executable models, confirmed to standards) • Test Strategy implementable by the SOC • Unambiguous boundary of responsibility NTHU-YLL

  45. IP Enabler • Channels for small IP creators • One-stop shopping window for IC creators • Combining design service and IP vending NTHU-YLL

  46. Star IP • Extremely low-power DSP, uP, uC • Media-processing cores (A/V, JPEG, MPEG…) • Up-and-coming mainstream interface cores (USB2.0, 1394, Networking…) • Very high density memory macros NTHU-YLL

  47. Internet and IC Design • Distributed Collaboration • Distributed IP Library • Distributed EDA Resource NTHU-YLL

  48. Today's Design Environment Design Data Tools IP Consulting Info. Service Industry News Company Expertise PC Networks & Office Automation Library Outside Resources NTHU-YLL

  49. Today's Users • Buy Computers • Buy Software (Or Develop In-House) • Hire Supporting Staffs • Pay for Operation and Maintenance • Inflexible • Under Utilized or Overloaded NTHU-YLL

  50. User's Concerns • Availability • Throughput, Turn-Around Time • Security • Cost NTHU-YLL

More Related