1 / 7

Working with Xilinx Spartan 3

Working with Xilinx Spartan 3. Embedded Systems Lab 2009. Lab Objectives. To familiarize with a Xilinx Development Board To get comfortable with Verilog HDL To go through a design flow from conception to prototyping To use Xilinx ISE and Modelsim tools. What will we learn today?.

vangie
Télécharger la présentation

Working with Xilinx Spartan 3

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Working with Xilinx Spartan 3 Embedded Systems Lab 2009

  2. Lab Objectives • To familiarize with a Xilinx Development Board • To get comfortable with Verilog HDL • To go through a design flow from conception to prototyping • To use Xilinx ISE and Modelsim tools

  3. What will we learn today? 1st Hour: • Familiarize with the board • See how verilog modules and test benches are written • Demonstrate how Matlab and Modelsim can be used in a design 2nd Hour: • Make a counter on the board (with variations)

  4. Familiarizing with the board • Program through a USB cable : Use JTAG protocol • Needs a DC supply : 3.3V provided via an adapter • Has IO ports: Switches and Buttons and LEDs • The FPGA IC is connected to various external chips (eg ADC) via specific pins • Jumpers present for easy change of settings

  5. Writing modules and test benches • Verilog and VHDL are two popular languages • Use any text editor • File extension is <modulename>.v • Use Xilinx simulator or Modelsim or Verilog-XL (Cadence) or any simulator you like to check the correctness (syntax) • Use a test bench to verify functional correctness • Synthesis issues

  6. Designs • Counter • Multiplier (Horner’s rule) • Filter (FDA toolbox and HDL Coder) • Cordic using Picoblaze • AD-Verilog-DA using Picoblaze

More Related