1 / 25

Resolving interrupt conflicts

Resolving interrupt conflicts. An introduction to reprogramming of the 8259A Interrupt Controllers. Intel’s “reserved” interrupts. Intel has reserved interrupt-numbers 0-31 for the processor’s various exceptions But only interrupts 0-4 were used by 8086

alva
Télécharger la présentation

Resolving interrupt conflicts

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Resolving interrupt conflicts An introduction to reprogramming of the 8259A Interrupt Controllers

  2. Intel’s “reserved” interrupts • Intel has reserved interrupt-numbers 0-31 for the processor’s various exceptions • But only interrupts 0-4 were used by 8086 • Designers of the early IBM-PC ROM-BIOS disregarded the “Intel reserved” warning • So interrupts 5-31 got used by ROM-BIOS for its own various purposes • This created interrupt-conflicts for 80286+

  3. Exceptions in Protected-Mode • The interrupt-conflicts seldom arise while the processor is executing in Real-Mode • PC BIOS uses interrupts 8-15 for devices (such as timer, keyboard, printers, serial communication ports, and diskette drives) • CPU uses this range of interrupt-numbers for various processor exceptions (such as page-faults, stack-faults, protection-faults)

  4. Handling these conflicts • There are two ways we can ‘resolve’ these interrupt-conflicts when we write ‘handlers’ for device-interrupts in the overlap range • We can design each ISR to query the system in some way, to determine the ‘cause’ for the interrupt-condition (i.e., a device or the CPU) • We can ‘reprogram’ the Interrupt Controllers to use non-conflicting interrupt-numbers when the peripheral devices trigger an interrupt

  5. Learning to program the 8259A • Either solution will require us to study how the system’s two Programmable Interrupt Controllers are programmed • Of the two potential solutions, it is evident that greater system efficiency will result if we avoid complicating our interrupt service routines with any “extra overhead” (i.e., of checking which event caused an interrupt)

  6. Three internal registers input-signals 8259A IRR output-signal IMR ISR IRR = Interrupt Request Register IMR = Interrupt Mask Register ISR = In-Service Register

  7. PC System Design 8259A PIC (master) CPU 8259A PIC (slave) INTR Programming is via I/O-ports 0x20-0x21 Programming is via I/O-ports 0xA0-0xA1

  8. How to program the 8259A • The 8259A has two modes: • Initialization Mode • Operational Mode • Operational Mode Programming: • Write a (9-bit) command to the PIC • Maybe read a return-byte from the PIC • Initialization Mode Programming: • Write a complete initialization sequence

  9. How to access the IMR • If in operational mode, the Interrupt Mask Register (IMR) can be read or written at any time (by doing in/out with A0-line=1) • Read the master IMR: in al, #0x21 • Write the master IMR: out #0x21, al • Read the slave IMR: in al, #0xA1 • Write the slave IMR: out #0xA1, al

  10. How to read the master IRR • Issue the “read register” command-byte, with RR=1 and RIS=0; read return-byte: mov al, #0x0B out #0x20, al in al, #0x20

  11. How to read the master ISR • Issue the “read register” command-byte, with RR=1 and RIS=1; read return-byte: mov al, #0x0A out #0x20, al in al, #0x20

  12. End-of-Interrupt • In operational mode (unless AEOI was programmed), the interrupt service routine must issue an EOI-command to the PIC • This ‘clears’ an appropriate bit in the ISR and allows other unmasked interrupts of equal or lower priority to be issued • The non-specific EOI-command clears the In-Service Register’s highest-priority bit

  13. Some EOI examples • Send non-specific EOI to the master PIC: mov al, #0x20 out #0x20, al • Send non-specific EOI to both the PICs: mov al, #0x20 out #0xA0, al out #0x20, al

  14. Initializing the master PIC • Write a sequence of four command-bytes • (Each command is comprised of 9-bits) A0 D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 1 0 0 0 1 ICW1=0x11 1 ICW2=baseID 1 0 0 0 0 0 1 0 0 ICW3=0x04 1 0 0 0 0 0 0 0 1 ICW4=0x01

  15. Initializing the slave PIC • Write a sequence of four command-bytes • (Each command is comprised of 9-bits) A0 D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 1 0 0 0 1 ICW1=0x11 1 ICW2=baseID 1 0 0 0 0 0 0 1 0 ICW3=0x02 1 0 0 0 0 0 0 0 1 ICW4=0x01

  16. Unused real-mode ID-range • We can use our ‘showivt.cpp’ demo to see the “unused” real-mode interrupt-vectors • One range of sixteen consecutive unused interrupt-vectors is 0x90-0x9F • We created a demo-program (‘reporter.s’) to ‘reprogram’ the 8259s to use this range • This could be done in protected-mode, too • It would resolve the interrupt-conflict issue

  17. Other ideas in the demo • It uses an assembly language ‘macro’ to create sixteen different ISR entry-points: MACRO isr pushf push #?1 call action MEND • All the instances of the macro call to a common interrupt-handling procedure (named ‘action’)

  18. The Macro’s expansion • If the macro-definition is invoked, with an argument equal to, say, 8, like this: isr(8) then the ‘as86’ assembler will ‘expand’ the macro-invocation, replacing it with: pushf push #8 call action

  19. How ‘action’ works • Upon entering the ‘action’ procedure, the system stack has six words: • The two “topmost” words (at bottom of picture) will get replaced by the interrupt-vector corresponding to ‘int-ID’ FLAGS CS IP FLAGS Interrupt-ID return-from-action SS:SP

  20. The stack states Stage 1 Stage 2 Stage 3 Stage 4 FLAGS FLAGS FLAGS FLAGS CS CS CS CS IP IP IP IP FLAGS FLAGS Upon entering ‘isr’ After exiting ‘action’ (and entering ROM-BIOS interrupt- handler) Int-ID vector-HI action-return vector-LO Upon entering ‘action’ Before exiting ‘action’

  21. The on-screen status-line • We call ROM-BIOS services to setup the video display-mode for 28-rows of text • We use lines 0 through 24 for the standard 80-column by 25-rows of text output • Line 25 is kept blank (as visual separator) • Lines 26 and 27 are used to show sixteen labeled interrupt-counters (IRQ0-IRQ15) • Any device-interrupt increments a counter

  22. In-class exercise • The main new idea was reprogramming of the two 8259A Interrupt Controller, in order to avoid “overloading” of the Intel reserved interrupt-numbers (0x00-0x1F) • Modify our ‘tickdemo.s’ program so that a timer-tick interrupt in protected-mode will get routed through Interrupt Gate 0x20 (instead of through “reserved” Gate 0x08)

  23. ICW1 and ICW2 0 A7 A6 A5 1 LTIM ADI SNGL IC4 ICW1 1 A15 / T7 A14 / T6 A13 / T5 A12 / T4 A11 / T3 A10 A9 A8 ICW2 LTIM (1 = Level-Triggered Interrupt Mode, 0 = Edge-Triggered Interupt Mode) ADI is length of Address-Interval for call-instruction (1 = 4-bytes, 0 = 8-bytes) SNGL (1 = single controller system, 0 = multiple controllers in cascade mode) IC4 means Initialization Command-Word 4 is needed (1 = yes, 0 = no)

  24. ICW3 1 S7 S6 S5 S4 S3 S2 S1 S0 (master) S Interrupt-Request Input is from a slave controller (1=yes, 0=no) 1 0 0 0 0 0 ID2 ID1 ID0 (slave) ID number of slave controller’s input-pin to master controller (0-7)

  25. ICW4 1 0 0 0 SFNM BUF M / S AEOI µPM microprocessor mode 1=8086/8088 0=8080 Special Fully-Nested Mode (1 = yes, 0 = no) NON-BUFFERED mode (00 or 01) BUFFERED-MODE (10 = slave, 11 = master) Automatic EOI mode 1 = yes, 0 = no

More Related