1 / 7

Power Partitioning for Multiprocessors

Power Partitioning for Multiprocessors. Kai Ma, Amiri-Kamalabad Mojtaba. Background. Problems: Overall power: electricity bill (date center), battery life (embedded system)

brant
Télécharger la présentation

Power Partitioning for Multiprocessors

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Power Partitioning for Multiprocessors Kai Ma, Amiri-Kamalabad Mojtaba

  2. Background • Problems: • Overall power: electricity bill (date center), battery life (embedded system) • On-chip component power: Irregular power characteristics of each components lead to conservative cooling and packaging design. • Power capping or control • Minimizing performance degradation on the condition of capping or controlling power (MICRO06 Isci, HPCA07 Dybdahl, PACT08 Meng)

  3. Motivation • Different applications have different power consumption patterns. • Power consumption in one application could change dramatically . • If adopting pessimistic design, we prepare for peak power dissipation. Most of the time, extra cooling capability will be wasted.

  4. Proposal & Novelties We propose a scheme to control each on-chip component’s power and partition the overall power budget to each component to optimize performance. • Universalize dramatically different components’ characteristics to power consumption and performance contribution trade off, solve the problem in systematic framework (previous: trial-and-error) • Provide upstream and downstream flexibility (previous: case by case)

  5. Design Challenges 1. Power Control for each component 1) Regulate each component’s power behavior 2) Guarantee the whole chip power Challenges: 1) How to guarantee system stability? 2. Power budget partitioning Challenges: 1) How to find the optimal partitioning? 2) How to adapt to different workloads or different execution phase for one workload?

  6. Possible System Design

  7. Initial Result • Feedback control can achieve power control goal. • Different power allocations lead to different performance.

More Related