1 / 45

Low-Power Design and Test Gate-Level Power Optimization

Low-Power Design and Test Gate-Level Power Optimization. Hyderabad, July 30-31, 2007 http://www.eng.auburn.edu/~vagrawal/hyd.html. Components of Power. Dynamic Signal transitions Logic activity Glitches Short-circuit Static Leakage. Power of a Transition. i sc. V DD. Dynamic Power

clover
Télécharger la présentation

Low-Power Design and Test Gate-Level Power Optimization

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Low-Power Design and TestGate-Level Power Optimization Hyderabad, July 30-31, 2007 http://www.eng.auburn.edu/~vagrawal/hyd.html Low-Power Design and Test, Lecture 5

  2. Components of Power • Dynamic • Signal transitions • Logic activity • Glitches • Short-circuit • Static • Leakage Low-Power Design and Test, Lecture 5

  3. Power of a Transition isc VDD Dynamic Power = CLVDD2/2+ Psc R Vo Vi CL R Ground Low-Power Design and Test, Lecture 5

  4. Dynamic Power • Each transition of a gate consumes CV 2/2. • Methods of power saving: • Minimize load capacitances • Transistor sizing • Library-based gate selection • Reduce transitions • Logic design • Glitch reduction Low-Power Design and Test, Lecture 5

  5. Glitch Power Reduction • Design a digital circuit for minimum transient energy consumption by eliminating hazards Low-Power Design and Test, Lecture 5

  6. Theorem 1 • For correct operation with minimum energy consumption, a Boolean gate must produce no more than one event per transition. Output logic state changes One transition is necessary Output logic state unchanged No transition is necessary Low-Power Design and Test, Lecture 5

  7. Event Propagation Single lumped inertial delay modeled for each gate PI transitions assumed to occur without time skew Path P1 1 3 1 0 2 4 6 P2 1 2 3 0 Path P3 5 2 0 Low-Power Design and Test, Lecture 5

  8. Inertial Delay of an Inverter Vin dHL+dLH d = ──── 2 dHL dLH Vout time Low-Power Design and Test, Lecture 5

  9. Multi-Input Gate A B Delay = d C DPD: Differential path delay A B C DPD d d Hazard or glitch Low-Power Design and Test, Lecture 5

  10. Balanced Path Delays A B Delay = d DPD C Delay buffer A B C d No glitch Low-Power Design and Test, Lecture 5

  11. Glitch Filtering by Inertia A B Delay ≥ DPD C A B C DPD d =DPD Filtered glitch Low-Power Design and Test, Lecture 5

  12. Theorem 2 • Given that events occur at the input of a gate with inertial delay d at times, t1 ≤ . . . ≤ tn , the number of events at the gate output cannot exceed tn – t1 -------- d min ( n , 1 + ) tn - t1 time t1 t2 t3 tn Low-Power Design and Test, Lecture 5

  13. Minimum Transient Design • Minimum transient energy condition for a Boolean gate: | ti - tj | < d Where ti and tj are arrival times of input events and d is the inertial delay of gate Low-Power Design and Test, Lecture 5

  14. Balanced Delay Method • All input events arrive simultaneously • Overall circuit delay not increased • Delay buffers may have to be inserted 1 1 1 1 1 No increase in critical path delay 3 1 1 1 1 1 Low-Power Design and Test, Lecture 5

  15. Hazard Filter Method • Gate delay is made greater than maximum input path delay difference • No delay buffers needed (least transient energy) • Overall circuit delay may increase 1 1 1 1 1 3 1 1 1 1 Low-Power Design and Test, Lecture 5

  16. Designing a Glitch-Free Circuit • Maintain specified critical path delay. • Glitch suppressed at all gates by • Path delay balancing • Glitch filtering by increasing inertial delay of gates • A linear program optimally combines all objectives. Delay = d1 |d1 – d2| < D D Delay = d2 Low-Power Design and Test, Lecture 5

  17. Benchmark Circuits Normalized Power Max-delay (gates) 7 15 24 48 47 94 43 86 No. of Buffers 5 0 62 34 294 120 366 111 Circuit ALU4 C880 C6288 c7552 Average 0.80 0.79 0.68 0.68 0.40 0.36 0.44 0.42 Peak 0.68 0.67 0.54 0.52 0.36 0.34 0.34 0.32 Low-Power Design and Test, Lecture 5

  18. Four-Bit ALU Maximum Power Savings (zero-buffer design): Peak = 33 %, Average = 21 % Low-Power Design and Test, Lecture 5

  19. ALU4: Original and Low-Power Low-Power Design and Test, Lecture 5

  20. C7552 Circuit: Spice Simulation Power Saving: Average 58%, Peak 68% Low-Power Design and Test, Lecture 5

  21. References • R. Fourer, D. M. Gay and B. W. Kernighan, AMPL: A Modeling Language for Mathematical Programming, South San Francisco: The Scientific Press, 1993. • M. Berkelaar and E. Jacobs, “Using Gate Sizing to Reduce Glitch Power,” Proc. ProRISC Workshop, Mierlo, The Netherlands, Nov. 1996, pp. 183-188. • V. D. Agrawal, “Low Power Design by Hazard Filtering,” Proc. 10th Int’l Conf. VLSI Design, Jan. 1997, pp. 193-197. • V. D. Agrawal, M. L. Bushnell, G. Parthasarathy and R. Ramadoss, “Digital Circuit Design for Minimum Transient Energy and Linear Programming Method,” Proc. 12th Int’l Conf. VLSI Design, Jan. 1999, pp. 434-439. • M. Hsiao, E. M. Rudnick and J. H. Patel, “Effects of Delay Model in Peak Power Estimation of VLSI Circuits,” Proc. ICCAD, Nov. 1997, pp. 45-51. • T. Raja, V. D. Agrawal and M. L. Bushnell, “Minimum DynamicPower CMOS Circuit Design by a Reduced Constraint Set Linear Program,” Proc. 16thInt’l Conf. VLSI Design, Jan. 2003, pp. 527-532. • T. Raja, V. D. Agrawal and M. L. Bushnell, “Variable Input Delay CMOS Logic for Low Power Design,” Proc. 18thInt’l Conf. VLSI Design, Jan. 2005, pp. 596-603. Low-Power Design and Test, Lecture 5

  22. Components of Power • Dynamic • Signal transitions • Logic activity • Glitches • Short-circuit • Static • Leakage Low-Power Design and Test, Lecture 5

  23. Subthreshold Conduction Vgs – Vth -Vds Ids = I0 exp( ───── ) × (1– exp ── ) nVT VT Ids 1mA 100μA 10μA 1μA 100nA 10nA 1nA 100pA 10pA Sunthreshold slope Saturation region Subthreshold region Vth 0 0.3 0.6 0.9 1.2 1.5 1.8 V Vgs Low-Power Design and Test, Lecture 5

  24. Thermal Voltage, vT VT = kT/q = 26 mV, at room temperature. When Vds is several times greater than VT Vgs – Vth Ids = I0 exp( ───── ) nVT Low-Power Design and Test, Lecture 5

  25. Leakage Current • Leakage current equals Ids when Vgs= 0 • Leakage current, Ids = I0exp(-Vth/nVT) • At cutoff, Vgs = Vth , and Ids = I0 • Lowering leakage to 10-bI0 Vth = bnVT ln 10 = 1.5b × 26 ln 10 = 90b mV • Example: To lower leakage to I0/1,000 Vth = 270 mV Low-Power Design and Test, Lecture 5

  26. Threshold Voltage • Vth = Vt0 + γ[(Φs+Vsb)½- Φs½] • Vt0 is threshold voltage when source is at body potential (0.4 V for 180nm process) • Φs = 2VTln(NA /ni )is surface potential • γ = (2qεsi NA)½tox /εox is body effect coefficient (0.4 to 1.0) • NA is doping level = 8×1017 cm-3 • ni = 1.45×1010 cm-3 Low-Power Design and Test, Lecture 5

  27. Threshold Voltage, Vsb = 1.1V • Thermal voltage, VT = kT/q = 26 mV • Φs = 0.93 V • εox = 3.9×8.85×10-14 F/cm • εsi = 11.7×8.85×10-14 F/cm • tox = 40 Ao • γ = 0.6 V½ • Vth = Vt0 + γ[(Φs+Vsb)½- Φs½] = 0.68 V Low-Power Design and Test, Lecture 5

  28. A Sample Calculation • VDD = 1.2V, 100nm CMOS process • Transistor width, W = 0.5μm • OFF device (Vgs = Vth) leakage • I0 = 20nA/μm, for low threshold transistor • I0 = 3nA/μm, for high threshold transistor • 100M transistor chip • Power = (100×106/2)(0.5×20×10-9A)(1.2V) = 600mW for all low-threshold transistors • Power = (100×106/2)(0.5×3×10-9A)(1.2V) = 90mW for all high-threshold transistors Low-Power Design and Test, Lecture 5

  29. Dual-Threshold Chip • Low-threshold only for 20% transistors on critical path. • Leakage power = 600×0.2 + 90×0.8 = 120 + 72 = 192 mW Low-Power Design and Test, Lecture 5

  30. Dual-Threshold CMOS Circuit Low-Power Design and Test, Lecture 5

  31. Dual-Threshold Design • To maintain performance, all gates on the critical path are assigned low Vth . • Most of the other gates are assigned high Vth . But, • Some gates on non-critical paths may also be assigned low Vth to prevent those paths from becoming critical. Low-Power Design and Test, Lecture 5

  32. Integer Linear Programming (ILP) to Minimize Leakage Power • Use dual-threshold CMOS process • First, assign all gates low Vth • Use an ILP model to find the delay (Tc) of the critical path • Use another ILP model to find the optimal Vth assignment as well as the reduced leakage power for all gates without increasing Tc • Further reduction of leakage power possible by letting Tc increase Low-Power Design and Test, Lecture 5

  33. ILP -Variables For each gate i define two variables. • Ti :the longest time at which the output of gate i can produce an event after the occurrence of an input event at a primary input of the circuit. • Xi :a variable specifyinglow or high Vth for gate i ; Xiis an integer [0, 1], 1  gate i is assigned low Vth , 0  gate i is assigned high Vth . Low-Power Design and Test, Lecture 5

  34. ILP - objective function Leakage power: minimize the sum of all gate leakage currents, given by • ILi is the leakage current of gate i with low Vth • IHiis the leakage current of gate i with high Vth • Using SPICE simulation results, construct a leakage current look up table, which is indexed by the gate type and the input vector. Low-Power Design and Test, Lecture 5

  35. ILP - Constraints Ti • For each gate (1) output of gate j is fanin of gate i (2) • Max delay constraints for primary outputs (PO) (3) Tmax is the maximum delay of the critical path Gate i Gate j Tj Low-Power Design and Test, Lecture 5

  36. ILP Constraint Example • Assume all primary input (PI) signals on the left arrive at the same time. • For gate 2, constraints are Low-Power Design and Test, Lecture 5

  37. ILP – Constraints (cont.) • DHi is the delay of gate i with high Vth • DLi is the delay of gate i with low Vth • A second look-up table is constructed and specifies the delay for given gate type and fanout number. Low-Power Design and Test, Lecture 5

  38. ILP – Finding Critical Delay • Tmaxcan be specified or be the delay of longest path (Tc). • To find Tc , we change constraints (2) to an equation, assigning all gates low Vth • Maximum Ti in the ILP solution is Tc. • If we replace Tmaxwith Tc , the objective function minimizes leakage power without sacrificing performance. Low-Power Design and Test, Lecture 5

  39. Power-Delay Tradeoff Low-Power Design and Test, Lecture 5

  40. If we gradually increase Tmaxfrom Tc , leakage power is further reduced, because more gates can be assigned high Vth . But, the reduction trends to become slower. When Tmax = (130%) Tc, the reduction about levels off because almost all gates are assigned high Vth . Maximum leakage reduction can be 98%. Power-Delay Tradeoff Low-Power Design and Test, Lecture 5

  41. Leakage & Dynamic Power Optimization 70nm CMOS c7552 Benchmark Circuit @ 90oC Leakage exceeds dynamic power Y. Lu and V. D. Agrawal, “CMOS Leakage and Glitch Minimization for Power-Performance Tradeoff,” Journal of Low Power Electronics (JOLPE), vol. 2, no. 3, pp. 378-387, December 2006. Low-Power Design and Test, Lecture 5

  42. Summary • Leakage power is a significant fraction of the total power in nanometer CMOS devices. • Leakage power increases with temperature; can be as much as dynamic power. • Dual threshold design can reduce leakage. • Reference: Y. Lu and V. D. Agrawal, “CMOS Leakage and Glitch Minimization for Power-Performance Tradeoff,”J. Low Power Electronics, Vol. 2, No. 3, pp. 378-387, December 2006. • Access other paper athttp://www.eng.auburn.edu/~vagrawal/TALKS/talks.html Low-Power Design and Test, Lecture 5

  43. Problem: Leakage Reduction Following circuit is designed in 65nm CMOS technology using low threshold transistors. Each gate has a delay of 5ps and a leakage current of 10nA. Given that a gate with high threshold transistors has a delay of 12ps and leakage of 1nA, optimally design the circuit with dual-threshold gates to minimize the leakage current without increasing the critical path delay. What is the percentage reduction in leakage power? What will the leakage power reduction be if a 30% increase in the critical path delay is allowed? Low-Power Design and Test, Lecture 5

  44. Solution 1: No Delay Increase Three critical paths are from the first, second and third inputs to the last output, shown by a dashed line arrow. Each has five gates and a delay of 25ps. None of the five gates on the critical path (red arrow) can be assigned a high threshold. Also, the two inverters that are on four-gate long paths cannot be assigned high threshold because then the delay of those paths will become 27ps. The remaining three inverters and the NOR gate can be assigned high threshold. These gates are shaded grey in the circuit. The reduction in leakage power = 1 – (4×1+7×10)/(11×10) = 32.73% Critical path delay = 25ps Low-Power Design and Test, Lecture 5

  45. Solution 2: 30% Delay Increase Several solutions are possible. Notice that any 3-gate path can have 2 high threshold gates. Four and five gate paths can have only one high threshold gate. One solution is shown in the figure below where six high threshold gates are shown with shading and the critical path is shown by a dashed red line arrow. The reduction in leakage power = 1 – (6×1+5×10)/(11×10) = 49.09% Critical path delay = 29ps Low-Power Design and Test, Lecture 5

More Related