SlideServe
Menu
Préférences
© SlideServe · v2026

Gate Design

dayton avatar
23 diapositives · 446 Views · Sep 06, 2014

Gate Design. Static complementary logic gate structures. Switch logic. Other Gate issues. Static complementary gates. Complementary have complementary pullup (p-type) and pulldown (n-type) networks. Static do not rely on stored charge. Advantage of Static complementary gates

Gate Design - slide 1
01 / 23Gate Design
1 / 17

Télécharger la présentation

Gate Design
Une image / un lien ci-dessous est fourni (tel quel) pour télécharger la présentation

Politique de téléchargement : le contenu du site vous est fourni TEL QUEL pour votre information et votre usage personnel ; il ne peut être vendu, concédé sous licence ni partagé sur d’autres sites sans l’accord de son auteur.Le contenu vous est fourni TEL QUEL, pour votre information et votre usage personnel uniquement. Téléchargez la présentation en cliquant sur ce lien. Lors du téléchargement, si vous ne parvenez pas à télécharger une présentation, l’éditeur a peut-être supprimé le fichier de son serveur.Pendant le téléchargement, si vous ne parvenez pas à obtenir une présentation, le fichier a peut-être été supprimé par l’éditeur.

F I N

Plus de contenu associé

Transcription de la présentation
  1. Gate Design • Static complementary logic gate structures. • Switch logic. • Other Gate issues

  2. Static complementary gates • Complementary • have complementary pullup (p-type) and pulldown (n-type) networks. • Static • do not rely on stored charge. • Advantage of Static complementary gates • Simple, effective, reliable; hence ubiquitous.

  3. Static complementary gate structure Pullup and pulldown networks: VDD pullup Network(P type) out inputs pulldown Network(N type) VSS

  4. If the input voltage is '1' (VCC) P-type transistor on top is nonconducting N-type transistor is conducting and provides a path from GND to the output. The output therefore is '0'. Inverter + out a

  5. NAND gate + out b a

  6. NOR gate + b a out

  7. AOI/OAI gates • AOI • and/or/invert • OAI • or/and/invert. • Why ? • Implement larger functions. • Pullup and pulldown networks are compact: • smaller area, higher speed than NAND/NOR network equivalents. • AOI312 • and 3 inputs, and 1 input (dummy), and 2 inputs; or together these terms; then invert.

  8. AOI example out = [ab+c]’: invert symbol circuit or and

  9. Pullup/pulldown network design • Pullup and pulldown • Networks are duals. • To design one gate • First design one network • Then compute dual to get other network. • Example: • design network which • pulls down when output should be 0 • then find dual to get pullup network

  10. a a dummy c b b c dummy Dual network construction

  11. Switch logic • Can implement Boolean formulas • as networks of switches. • Can build switches • from MOS transistors—transmission gates. • Transmission gates • do not amplify but have smaller layouts.

  12. Switch logic network a 0 b 1

  13. Another switch logic network a r b s

  14. Switch-based mux

  15. Types of switches

  16. Behavior of n-type switch n-type switch has source-drain voltage drop when conducting: • conducts logic 0 perfectly; • introduces threshold drop into logic 1. VDD VDD - Vt VDD

  17. n-type switch driving static logic Switch underdrives static gate, but gate restores logic levels. VDD VDD - Vt VDD

  18. n-type switch driving switch logic Voltage drop causes next stage to be turned on weakly. VDD VDD - Vt VDD

  19. Behavior of complementary switch • Complementary switch • Products full-supply voltages for both logic 0 and logic 1: • n-type transistor conducts logic 0; • p-type transistor conducts logic 1.

  20. Charge sharing • Values are stored at parasitic capacitances on wires:

  21. 0 0 0 Charge sharing example 1 1 1 1

  22. DCSL gate

  23. MTCMOS gate