1 / 14

CMOS Adders for the Simplified MIPS Processor

CMOS Adders for the Simplified MIPS Processor. Specifications. Needs to be fast: well under 1ns Needs to fit width of bitslice: 80 λ Needs to be a reasonable length: <1500 λ. Bitslice layout ~2000 λ Total core area 3500 λ x 3500 λ. Exploring the Options. Static CMOS?

gates
Télécharger la présentation

CMOS Adders for the Simplified MIPS Processor

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CMOS Addersfor theSimplified MIPS Processor

  2. Specifications • Needs to be fast: well under 1ns • Needs to fit width of bitslice: 80λ • Needs to be a reasonable length: <1500 λ Bitslice layout ~2000λ Total core area 3500λ x 3500λ

  3. Exploring the Options • Static CMOS? • Easy to design and layout • Not very fast though • Dynamic CMOS? • Not easy to design • Fast Dynamic CMOS Manchester Carry Chain

  4. Static CMOS Options • Ripple Carry Adder • Simple to design and layout • Small footprint • Slow: Cout must propagate through all bits • Carry Lookahead Adder • More complex design and carry logic • Significantly larger footprint • Faster than ripple carry

  5. Static CMOS Options cont. • Carry Skip Adder • Faster than ripple carry adder • Slower than carry lookahead adder • Smaller footprint than carry lookahead adder • Larger footprint than ripple carry addder 16-bit carry skip adder with 4-bit carry lookahead groups

  6. Static CMOS Ripple Carry Adders • Zhuang Full Adder • Fast: Transmission gates as MUXs • Low transistor count (22) leads to small layout • Already have it laid out, tested and spec’ed

  7. Static CMOS Ripple Carry Adders • Full Adder structure • Higher transistor count (28) • Larger transistors (8x for some pMOS!) • Carry out is no longer critical path

  8. Static CMOS Ripple Carry Adders • Delay with no parasitics modeled • Worst case determined to be 11111111 00000000 + 1 Cin S 00000000 Cout = 1 • B set to 11111111 Cin then set to 1 • Time from when Cin at 50% until Cout a 50% • 1.035ns(!!!)

  9. Zhuang Full Adder • Same test case as before • Delay found to be .662ns • Significanly faster than other static CMOS implementation

  10. Zhuang Full Adder • Simulated with parasitics added • Same test pattern applied • Delay now found to be .970ns • Still faster than other adder without parasitics • Use Zhuang full adder

  11. Zhuang Full Adder Layout • Had Zhuang layout from before • Fit nicely in bitslice in IP library • 80λ width • Exports at correct places • Perfect! Zhuang Full Adder layout completed

  12. Zhuang Full Adder Simulation • Exported layout to SPICE • Same test case as used before • Delay is now 1.23ns Completed ALU ready to be placed in bitslice ~550 λ

  13. Adders Wrap Up • Total bitslice size ~2500λ • Well under 3500λ Distorted (squished horizontally, too long to display) view of completed bitslice.

  14. Adder Wrap Up • Not fast enough though • Dynamic CMOS? • Static carry lookahead use more space?

More Related