1 / 5

Moderated By John Blyler, Editor, Chip Design Magazine

Moderated By John Blyler, Editor, Chip Design Magazine. My Background. BS Engineering Physics, MS EE (Digital and RF) Engineering Background 18 years, complex hardware-software systems Teaching Background Affiliate Professor – PSU, Systems Engineering

gaura
Télécharger la présentation

Moderated By John Blyler, Editor, Chip Design Magazine

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Moderated By John Blyler, Editor, Chip Design Magazine

  2. My Background • BS Engineering Physics, MS EE (Digital and RF) • Engineering Background • 18 years, complex hardware-software systems • Teaching Background • Affiliate Professor – PSU, Systems Engineering • Short courses for NSA on Technical Risk Assessment • Print/Online Media Background • Editorial Director: • Chip Design magazine (www.chipdesignmag.com) • Embedded Intel magazine (www.embeddedintel.com) • Design Trends Reports – Sep’06 • Previously: • Senior Tech Editor – Wireless Systems mag • Freelance, Edutopia magazine and others • Associate Editor, IEEE I&M magazine • Book author, IEEE Press • Contact: jblyler@extensionmedia.com, (503) 614-1082

  3. Embedded Designs: Broad Challenges At 65nm • Chip Design mantra: • Power, Performance, Area and Cost • Power and Performance • Key technical parameters • Area and Cost • Drivers for deeply embedded, high volume consumer market • $1.25 billion units by 2008

  4. 65nm Issues with Implementing Embedded Processor Designs: • Deeply embedded CPU system • Performance must balance cost • Proven solution • Shrink geometries (65nm) • Lower power, increase performance, lower area • But increase complexity • Bus centric and multiple core-memory architectures • At submicron designs: • Proven reference methodology • Lots of IP

  5. Today’s Panel Discussion Flow • Chartered Semi: Nanometer flow for today’s designs • ARM PIPD: Supporting processes with library development and qualification • ARM: New and upcoming processor architectures • Magma: Importance of reference methodologies • Broadcom: Actual implementation of reference methodology and Cortex R4 processor • Followed by Q&A and more.

More Related