Download
designing state machines sqrt controller n.
Skip this Video
Loading SlideShow in 5 Seconds..
Designing State Machines SQRT controller PowerPoint Presentation
Download Presentation
Designing State Machines SQRT controller

Designing State Machines SQRT controller

139 Vues Download Presentation
Télécharger la présentation

Designing State Machines SQRT controller

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

  1. Designing State MachinesSQRT controller Lecture L9.2a Section 9.2

  2. SQRT Controller • Mealy and Moore Machines • SQRT Controller

  3. A canonical sequential network

  4. A Mealy state machine

  5. A Moore state machine

  6. SQRTctl

  7. Lab 8

  8. MODULE SQRTctl interface(Clk, Clear, lteflg, strt -> ald, sqld, dld, outld); TITLE 'Control Unit for square root algorithm' DECLARATIONS " INPUT PINS " Clk PIN; " clock lteflg PIN; " <= flag Clear PIN; " clear start PIN; " GCD starts when start = 1 " OUTPUT PINS " ald, sqld, dld, outld PIN; " reg load signals

  9. A Moore state machine

  10. Q1..Q0 NODE ISTYPE 'reg buffer'; Q = [Q1..Q0]; " 2-bit state vector " Definitions QSTATE = [Q1, Q0]; start = [0, 0]; test = [0, 1]; update = [1, 0]; done = [1, 1]; state_diagram QSTATE state start: if strt then test else start; state test: if lteflg then update else done; state update: goto test; state done: goto done;

  11. A Moore state machine

  12. EQUATIONS WHEN QSTATE == start then " a <- SW {ald = 1; sqld = 0; dld = 0; outld = 0;} WHEN QSTATE == test then {ald = 0; sqld = 0; dld = 0; outld = 0;} WHEN QSTATE == update then " sq <- sq + del; del <- del + 2 {ald = 0; sqld = 1; dld = 1; outld = 0;} WHEN QSTATE == done then " out <- (del - 1)/2 {ald = 0; sqld = 0; dld = 0; outld = 1;} Q.C = Clk; Q.AR = Clear; END SQRTctl

  13. Lab 8