1 / 16

A Configurable FPGA-Based Traffic Generator for High-Performance Tests of Packet Processing Systems

A Configurable FPGA-Based Traffic Generator for High-Performance Tests of Packet Processing Systems. The Sixth International Conference on Internet Monitoring and Protection (ICIMP 2011) IPERF: Internet performance       St. Maarten , The Netherlands Antilles , March 20 – 25, 2011.

jocasta
Télécharger la présentation

A Configurable FPGA-Based Traffic Generator for High-Performance Tests of Packet Processing Systems

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A Configurable FPGA-Based Traffic Generator for High-Performance Tests of Packet Processing Systems The Sixth International Conference on InternetMonitoring and Protection (ICIMP 2011) IPERF: Internet performance       St. Maarten, The Netherlands Antilles, March 20 – 25, 2011 A. Tockhorn, P. Danielis, D. Timmermann • University of Rostock, Germany • Institute of Applied Microelectronics • and Computer Engineering

  2. Outline • Introduction & Motivation • Fundamental Functionalityof Traffic Generator • Implementation • Summary 3/16/2011 2

  3. Introduction & Motivation • VoIP Emergency Calls • How to get the caller‘s location? • Avoid Phishing: Verification of sender • How to verify the sender‘s identity? • How to localize the phisher? • Support identifying spam • How to provide an additional trigger for identifying spam? • How to localize the spammer? 3

  4. Introduction & Motivation • IP-Calling Line Identification Presentation • Verifies user provided location information • Adds location information to IP options • Located on linecards in access networks 4

  5. Introduction & Motivation • Increasing bandwidth demands at DeCIX, Frankfurt, GER • Central German peering point Doublingofbandwidtheveryyear  Growingrequirementsfor packet processingsystems (PPS)

  6. Introduction & Motivation • PPS solelyconsiderheaderinformationasdecisioncriteriafor packet processing Processing ofsmallpacketsis a criticaltaskfor PPS

  7. Introduction & Motivation  CombinedHW-SW-system

  8. Application Scenario • Main requirementsfor a configurabletrafficgeneratorfortheIPclipapplicationscenario: • Configurabilityofseveralheaderoptions • Configurabilityofthegenerated packet sizes • Fullutilizationof an 1 Gbit/s link • Even forsmallestsize packet size • Reuse ofalreadyexistingtestcases

  9. Fundamental Functionality 1 Gbit/s IPClip • Packetprocessingsystemundertest • Processincomingpackets • Configuration SW • Realizetestcases • Configurationofheaderoptions • Send configurationsets • Ensure minimalconfigurationbandwidth • HW Part of TG • Store configurationsets • Buildpacketstotest PPS fromconfiguratonsets • Guaranteedesiredbandwidth, evenfull link utilization

  10. Fundamental Functionality Traffic Amplification

  11. Implementation • Ethernet frameswithoutstandardheader • Maximum sizedframes • Configurationframes … • Configurationusingregular IP-Packetsis also possible • Decreaseachievableconfigurationbandwidth

  12. Implementation

  13. Integration into HW Design Flow IPClip

  14. Implementation Importantissuesconsideredforimplementation • Schedulingdelaysinterruptingtheconfigurationsoftware • FIFO running out ofconfigurationsets • Replay alreadygeneratedframes • Toohighdemands on theconfigurationbandwidth • Preconfigurelookuptable

  15. Summary High throughputtrafficgenerator: • Affordabletrafficgenerator • Sufficientconfigurabilityusingconfigurationsoftware • Instantiating an FPGA plattformenableshighthroughput • Fulfills all performancerequirements • Integrates well intothehardware design process

  16. Thanks for your attention! Questions?

More Related