1 / 18

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS — II:

A Dual-Slope Phase Frequency Detector and Charge Pump Architecture to Achieve Fast Locking of Phase-Locked Loop. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS — II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 50, NO. 11, NOVEMBER 2003. 班級：積體所碩一 學生：林欣緯 指導教授：林志明 教授. Outline. Introduction

jolene
Télécharger la présentation

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS — II:

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A Dual-Slope Phase FrequencyDetector and ChargePumpArchitecture to Achieve FastLocking ofPhase-Locked Loop • IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 50, NO. 11, NOVEMBER 2003 班級：積體所碩一 學生：林欣緯 指導教授：林志明 教授

  2. Outline • Introduction • Proposed PLL Circuit Structure • Simulation and Measured Results • Conclusion • Reference

  3. Introduction • Low-power consumption and low jitter have become the main concern in modern VLSI design. • The PLL needs to respond properly to unpredictable phase fluctuations, instant frequency shifts, and time-varying jitter.

  4. Proposed PLL scheme

  5. Two loops scheme of the PFD and charge-pump

  6. Transfer function curve of coarse-tuning loop

  7. Transfer function curve of fine-tuning loop

  8. Transfer function curve of two loops

  9. Fine PFD circuit TSPC True Single Phase Clock 1. simple of structure 2. small dead zone

  10. Coarse PFD circuit

  11. Adjustable pulse width (APW) scheme

  12. Adjustable pulse width of APW

  13. Chip layout of PLL

  14. Simulated output waveforms of locked times in proposed PLL and conventional PLL

  15. Measured waveform of the VCO control voltage

  16. Conclusion • the proposed PLL has fast-lock, low-jitter and wide-operating frequency and can be used in modern high performance microprocessing system and clock data recovery system.

  17. Reference • Kuo-Hsing Cheng, Wei-Bin Yang, and Cheng-Ming Ying, “A Dual-Slope Phase Frequency Detector and Charge Pump Architecture to Achieve Fast Locking of Phase-Locked Loop,” IEEE Transactions On Circuits And Systems—II: Analog And Digital Signal Processing, VOL. 50, NO. 11, NOVEMBER 2003

More Related