1 / 8

Xilinx CPLD Solutions Roadmap

Explore Xilinx's roadmap for CPLD solutions, including high-speed clocking, delay lock loops, digital delay lines, memory controllers, bus interfaces, counters, and more. Discover application trends, technology roadmap, and product support plans.

jonn
Télécharger la présentation

Xilinx CPLD Solutions Roadmap

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Xilinx CPLD Solutions Roadmap

  2. Specialty Functions Performance & Density • High Speed Clocking • Delay Lock Loops • Digital Delay Lines LSI • Memory Controllers • Bus Interfaces • UAR/Ts SSI/MSI • Counters • State Machines Glue Logic • 7400 Series 1980s 1990s 2000s CPLD Application Trends High Volume Applications • Consumer • Set-Top Boxes • Cable Modem • Bluetooth • Home Networking • MP3 Interface • I2C • Networking • LVDS Interfaces • Line Cards • Computers • Graphics Cards • Printers • Industrial

  3. CPLD Technology Roadmap 0.35 0.25 0.18 0.15 0.13 0.10 0.07 • Future technology plans: • Metal gates • Raised source/drain • SiGe substrate • SOI (silicon on insulator) • 12” wafers • lowK dielectric • Cu interconnect Feature Size (micron) 1999 2000 2001 2002 2003 2004

  4. CPLD Product Roadmap Blade Runner I/II/III 1.8/1.5/1.2V Ultra Low Power Lowest Cost XPLA3 3.3V StarFighter I/II 1.8/1.5V High Performance Enhanced Architecture • Ethernet router • PDA • Cellular phone • Internet appliance 9500XL/XV 3.3/2.5V • Glue logic • PAL/GAL integration Lowest Cost • MP3 player • Laptop docking station • Memory controller 9500 5V 2000 2005 1997

  5. 5.0 450 4.0 400 350 3.5 300 3.0 2.5 250 2.0 200 1999 2000 2001 2002 2003 2004 CPLD Performance Roadmap tPD (ns) fSYS (MHz) 1.8V technology Flip chip technology Year

  6. 50mA 50 40 32mA 30 20 13mA 10 4mA* XPLA Original XPLA Enhanced XPLA3 BladeRunner 128 macrocell device Eight 16-bit counters @ 50MHz 3.6V, 0oC * estimated for 1.8V device CPLD Low Power Roadmap ICC (mA)

  7. 0.5u (5V) 0.35u (3.3V) 0.25u (2.5V) 0.35u (3.3V) 0.18u (1.8V) 0.18u (1.8V) 0.15u (1.5V) 0.15u (1.5V) CPLD Product Support Plan XC9500 XC9500XL XC9500XV XPLA3 BladeRunner StarFighter BladeRunner II StarFighter II 1999 2000 2001 2002 2003

  8. WebPOWEREDTM Roadmap • WebFITTER Emerald: • On-Line Applications • Power & Timing Analysis • WebPACK Emerald: • Integrated CPLD Tool Suite • iMPACT ISP Prog • ChipViewer IV • (point2point timing, editing) • Incremental Synthesis • XML Reports • Exhaustive Mode Fitting • (Timing & Area) • WebFITTER V3.x: • On-Line Applications • ChipViewer • HDL Editor • Power Estimator • WebPACK V3.x: • SPARTAN Support • MARIMBA Install • XPLA Bolt-On to ISE • Test Vector Utilities • WebFITTER V3.1: • GUI Redesign • Version Control • User Options Control • New ABEL V7.3 • WebPACK V3.1: • WebPACK ISE* • ABEL V7.3 • UNIX Modules • XST-ABEL Flow • New backPACKs: • ECS Schematic Capture • VSS StateCAD & HDL Bencher CY2000 CY2001

More Related