1 / 26

Project Status

Project Status. Risks BOM Analysis. Feasibility Designs Test Plans. Electronic System. FPGA Board Diagram. FPGA Board to Scale. Electronic System. OEM Board. Processing elements. Customer Needs Met. External INS units Data processing (overlay) Real time viewing

lavender
Télécharger la présentation

Project Status

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Project Status • Risks • BOM • Analysis • Feasibility • Designs • Test Plans

  2. Electronic System

  3. FPGA Board Diagram

  4. FPGA Board to Scale

  5. Electronic System

  6. OEM Board

  7. Processing elements Customer Needs Met External INS units Data processing (overlay) Real time viewing Store full-res. Data during flight Support NovAtel GNSS board • Integrate supplied components • 10MP Visual Band Camera • 1.3MP IR Camera • Spatial Sensors • NovAtel OEM Board OEMV3 • NovAtel OEM Board OEMV2 • Camera Processing Board • Capture data from two cameras • Capture 10MP @ 1fps • Capture 1.3MP @ 30fps • Capture INS data @ 30/sec (simultaneously)

  8. Processing elements Customer Needs Met External INS units Data processing (overlay) Real time viewing Store full-res. Data during flight Support NovAtel GNSS board • Integrate supplied components • 10MP Visual Band Camera • 1.3MP IR Camera • Spatial Sensors • NovAtel OEM Board OEMV3 • NovAtel OEM Board OEMV2 • Camera Processing Board • Capture data from two cameras • Capture 10MP @ 1fps • Capture 1.3MP @ 30fps • Capture INS data @ 30/sec (simultaneously)

  9. Processing elements Customer Needs Met External INS units Data processing (overlay) Real time viewing Store full-res. Data during flight Support NovAtel GNSS board • Integrate supplied components • 10MP Visual Band Camera • 1.3MP IR Camera • Spatial Sensors • NovAtel OEM Board OEMV3 • NovAtel OEM Board OEMV2 • Camera Processing Board • Capture data from two cameras • Capture 10MP @ 1fps • Capture 1.3MP @ 30fps • Capture INS data @ 30/sec (simultaneously)

  10. Processing elements Customer Needs Met External INS units Data processing (overlay) Real time viewing Store full-res. Data during flight Support NovAtel GNSS board • Integrate supplied components • 10MP Visual Band Camera • 1.3MP IR Camera • Spatial Sensors • Camera Processing Board • Capture data from two cameras • Capture 10MP @ 1fps • Capture 1.3MP @ 30fps • Capture INS data @ 30/sec (simultaneously)

  11. Processing Elements DSP • Energy Efficient • Single Pipeline • Easy Implementation • Math based ISA FPGA • Inputs/Outputs • Flexible Architecture • Faster Speed • Parallel Processing

  12. DSP • Customer programmable • Encoding/Decoding media • Peripherals • Role in this design • Image compression • Real time streaming of data • INS interface • Required skills • Implementable Knowledge of C • DSP/BIOS

  13. FPGA • FPGA Selection • Quicker time to fabrication • Supreme configurability/Field reprogrammable • Has the I/O needed • Parallel processing

  14. FPGA • Xilinx Selection • Resources available to the team • Larger range of choices than other companies • Customer preference • Model XC6SLX75T Selection • Package size (23mm x 23mm) • High speed transceiver count • I/O pin count • Cost effectiveness

  15. Data Flow – Initial Design • Pictures • Camera  FPGA OEM • INS Data • INS  OEM

  16. Data Flow – Final Design • Pictures • Camera  FPGA  OEM • Camera  FPGA  HD • INS Data • INS  OEM  FPGA  HD

  17. Data Speeds • Image • IR: 30 images / second • VGA=640x480 • 9.2 MHz • Visible :1 image / second • 10.7MP=3664x2748 • 10.07 MHz • INS • 30 captures / second • 1kB=8kb • 8000 baud **Note: baud = bits per second (RS-232)

  18. FPGA Pin Speeds • Minimum values • 13ns -> 76 MHz • 5ns -> 200 MHz

  19. System Software Design

  20. FPGA Image Controller

  21. System Software Design

  22. FPGA Central Dispatch

  23. FPGA Process Flowchart Backup

  24. FPGA Configurability • Basis of configurability • Nature of transistor based FPGA • Physical limitations • Through header on PCB using Xilinx provided development tools Backup

  25. FPGA Configurability • Customer configurable • Configuration languages • Knowledge of VHDL/Verilog • Development packages • Xilinx provided development tools • Physical configuration requirements • Connect programmer and download data file, restart board Backup

  26. Processing Elements • FPGA • Transistor based • VHDL/Verilog DSP • CPU based • C Language Backup

More Related