1 / 7

Trends in AMS Design Methodology or Analog Design Flow, an Oxymoron ?

Trends in AMS Design Methodology or Analog Design Flow, an Oxymoron ?. Gary Smith Chief Analyst EDA Gartner Dataquest. RTL Entry & Simulation. Synthesis. Gate level Library. Insert DFT. Netlist Output. Place & Route. GDS II. The Basic RTL Digital Design Flow.

rcornelius
Télécharger la présentation

Trends in AMS Design Methodology or Analog Design Flow, an Oxymoron ?

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Trends in AMS Design MethodologyorAnalog Design Flow,an Oxymoron ? Gary Smith Chief Analyst EDA Gartner Dataquest

  2. RTL Entry & Simulation Synthesis Gate level Library Insert DFT Netlist Output Place & Route GDS II The Basic RTL Digital Design Flow

  3. The Basic RTL Analog Design Flow RTL Entry & Simulation ? Place & Route GDS II

  4. Define Analog Synthesis • The analog of Analog Synthesis is Digital Synthesis. • Or, an Analog Synthesizer synthesizes to basic silicon structures.- That sounds like a Compiler to me.

  5. Cadence, Avant! Mentor, Antrim RTL Entry & Simulation ? Synthesis None but - Analog Target Compiler Barcelona ? Gate level Library ? Insert DFT Antrim Netlist Output Neolinear Analog Design Automation Place & Route GDS II The Basic RTL Analog Design Flow

  6. Analog Design, What’s Needed • A basic cell library- Telmos experience, 85% of all analog designs can be done with good enough analog. • An Analog Synthesizer targeting that library. • A Design For Test (DFT) answer for analog. • But “Analog Designers” won’t buy it !

  7. Analog EDA Vendors are Bad at Math. • Let’s do a TAM analysis.- Less than 2,000 analog designers- There are 80,540 ASIC/ASSP designers- 99% of all ASIC/ASSP designs will be Mixed-Signal- Who needs the tools the most ?- Who will spend more money ?

More Related