90 likes | 221 Vues
This document outlines the progress on the FPCA (Field-Programmable Computing Architecture) reconfigurability platform, which is adapted from GRLIB by Gaisler, specifically focusing on the LEON3 Processor and its associated components. The report covers aspects including front-end (FE) and processing element (PE) partitioning, core synthesis, and essential libraries like MITLL. Current tasks involve synthesis, verification, behavior testing, and post-synthesis activities along with ongoing place and route efforts. Future considerations in the wish list include SIMD support and ISA changes.
E N D
ECE6502 Project Progress Updates Puqing Wu Computer Engineering UVA
Platform Adapted from grlib by Gaisler
LEON3Processor FE PE Adapted from grlib by Gaisler
FE-PE Partitioning • FE • Fetch • Decode • PE • Register Assign • Execution • Memory • Exception • Write Back
Partitioned Core Synthesis • MITLL Library • Area • Timing • Power • Gate
Verification • Behavior • Test-bench • Test-program • FPGA – Vertex II • Cadence Ncsim – Leon3mp (generic FPCA implementation) • Post-synthesis • On progress…
Place & Route • On progress…
WISH LIST: SIMD • Base FE/PE Wrapping for replication • ISA change/compiler design/hand coding? • Controller/task manager/FPGA bridging?