40 likes | 141 Vues
Learn essential rules for optimizing PCB layout in high-speed electronics design, covering data transfers, clock frequencies, memory routing, and power supply principles. Address potential issues to ensure a smooth design process.
E N D
FEE Electronics progress PCB layout
Layout current • Memory Target • 400MHz data transfers • 200MHz clocks • Memory routing rules :- • Data byte lanes and clocks routed to within 0.5mm • Address and control bus routed using a tree structure with all branches equal in length • Terminate data byte lanes both series and parallel. • Terminate address and control bus to balance across all devices.
Layout to do • Complete memory • Gbit Ethernet. • ADC output signals to the FPGA. • Discriminator signal connections to the FPGA • Mezzanine connector signal definition • Clock distribution to the ADCs • Power supply blocks and delivery planes. • FPGA configuration memory. • Temperature sensors, RS232, LEDs etc.
Problems • Patrick on leave from April 3rd to 20th • AGATA week in Cologne March 30th to April 1st . • Pcb data needed at manufacturers by 9th March • Revised bill of materials (BOM) needed by assembler as soon as possible. • Too many interruptions !