1 / 19

Power Reduction Technique

This paper explores a novel approach to power reduction in circuit design through the duplication of logic and the use of parallelism, specifically in the implementation of a 32-bit adder. The study emphasizes maintaining operational speed while achieving significant power savings. By employing simulation tools like MODELSim and VHDL/Verilog, the findings reveal that parallelism is an effective technique for power reduction, although it introduces additional design complexity. The theoretical results closely align with the experimental data, ensuring practicality in circuit design.

adam-carson
Télécharger la présentation

Power Reduction Technique

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Power Reduction Technique Parallelism in circuitsusing duplication of logic ELEC 6270 By Sreekumar Menon

  2. OUTLINE • Problem Definition • Steps for Implementation • Background Information • Experimental Results • Theoretical Results • Conclusion • Lessons

  3. Problem Definition • Design a 32 bit adder with parallelism • Operational speed must be the same (throughput constant) • Show it to be an effective Power reduction scheme

  4. Block diagram Representation

  5. Implementation Technique • MODELSim, Leonardo, Design Architect, Eldo • Technology used ami 0.5 • Delay calculation( 50 % of the rise time) • VHDL/Verilog • http://www.amis.com/pdf/process_specifications/c5_ss.pdf

  6. Power versus voltage (N=1)

  7. Dynamic Power v/s Voltage (N=1)

  8. Power versus voltage (N=2)

  9. Dynamic Power v/s Voltage (N=2)

  10. Delay versus Voltage (N=1)

  11. Delay versus Voltage (N=1)

  12. Experimental Results

  13. Power Reductions

  14. Theoretical Calculations • Power = CVDD2 • The Delay versus Voltage graph can be used for interpolating the voltage levels for various degrees of parallelism

  15. Theoretical v/s Experimental

  16. Conclusions • Parallelism is an effective power reduction technique • However, it causes extra designing effort • The theoretical calculations do not exactly match because the overhead hasn’t been taken into account in it

  17. Lessons • Patience!!!!!!!!!!!!!!!!!!!!!!!!!

  18. References • Dr Agrawal’s website • Mentor manuals

  19. Thank You!!!!!

More Related