1 / 15

EE 466/586 VLSI Design

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University pande@eecs.wsu.edu. Lecture 17 Sequential Logic (Cont’d). CLK. CLK. A. B. D. T. I. T. I. Q. 1. 1. 2. 3. c 1. c 2. CLK. CLK. Dynamic Latches and Registers.

aolani
Télécharger la présentation

EE 466/586 VLSI Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. EE 466/586VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu

  2. Lecture 17 Sequential Logic (Cont’d)

  3. CLK CLK A B D T I T I Q 1 1 2 3 c1 c2 CLK CLK Dynamic Latches and Registers • The setup time of this circuit is the delay of the transmission gate. • It is the time taken by node A to sample the D input. • The hold time is approximately zero, as the T1 is turned off on the clock edge and further input changes are ignored. • The propagation delay (tc-q) is equal to two inverter delays plus the delay of T2.

  4. Clock Overlap • During the 0-0 overlap period, the PMOS of T1 and the PMOS of T2 are simultaneously on • A direct path for data to flow from the D input of the register to the Q output • Race condition • The output Q can change on the falling edge if the overlap period is large • Undesirable effect for a positive edge triggered register. • For 1-1 overlap region • Path exists through NMOS of T1and the NMOS of T2.

  5. Clock Overlap (Cont’d) • 1-1 Overlap • Taken care of by enforcing a hold time constraint. • Data must be stable during the high-overlap period. • 0-0 Overlap • Make sure that there is enough delay between the D input and node B • Ensure that the new data sampled by the master stage does not propagate through to the slave stage.

  6. Other Latches/Registers: C2MOS “Keepers” can be added to make circuit pseudo-static

  7. Insensitive to Clock-Overlap V V V V DD DD DD DD M M M M 2 6 2 6 M M 0 0 4 8 X X D Q D Q M M 1 1 3 7 M M M M 1 5 1 5 (a) (0-0) overlap (b) (1-1) overlap

  8. Other Latches/Registers: TSPC Positive latch (transparent when CLK= 1) Negative latch (transparent when CLK= 0)

  9. Including Logic in TSPC Example: logic inside the latch AND latch

  10. TSPC Register

  11. Pulse-Triggered LatchesAn Alternative Approach Ways to design an edge-triggered sequential cell: Master-Slave Latches Pulse-Triggered Latch L1 L2 L Data Data D Q D Q D Q Clk Clk Clk Clk Clk

  12. Pulsed Latches

  13. Pulsed Latches Hybrid Latch – Flip-flop (HLFF), AMD K-6 and K-7 :

  14. Hybrid Latch-FF Timing

  15. Latch-Based Pipeline

More Related