1 / 34

CSC Muon Trigger - Annual Review

CSC Muon Trigger - Annual Review. Jay Hauser, with many slides from Darin Acosta and Paul Padley Personnel: Professors Darin Acosta (Florida), Robert Cousins (UCLA), Jay Hauser (UCLA), Paul Padley (Rice), Jaybus Roberts (Rice) Postdocs

austin-wilcox
Télécharger la présentation

CSC Muon Trigger - Annual Review

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CSC Muon Trigger - Annual Review Jay Hauser, with many slides from Darin Acosta and Paul Padley Personnel: • Professors • Darin Acosta (Florida), Robert Cousins (UCLA), Jay Hauser (UCLA), Paul Padley (Rice), Jaybus Roberts (Rice) • Postdocs • Sang-Joon Lee (Rice), Holger Stoeck (Florida), Slava Valouev (UCLA), Martin von der Mey (UCLA), Yangheng Zheng (UCLA) • Graduate Students • Khristian Kotov (Florida), Jason Mumford (UCLA), Bobby Scurlock (Florida) • Engineers • JK Smith (UCLA), Alex Madorsky (Florida), Mike Matveev (Rice), Alex Tumanov (Rice-software) • Collaborating engineers (PNPI) • Victor Golovtsov, Lev Uvarov Outline: • Status of Boards • Test Beam 2004 Results • Experience and Plans for Production Testing • Plans for Integration and Slice Tests • Schedule and Milestones CMS Annual Review

  2. D M B T M B D M B T M B D M B T M B D M B T M B D M B T M B C C B M P C T M B D M B T M B D M B T M B D M B T M B D M B C O N T R O L L E R 1 of 5 1 of 5 Cathode Front-end Board CFEB CFEB CFEB CFEB CFEB 1 of 2 1 of 24 ALCT LVDB Anode Front-end Board CSC CSC Muon Trigger Scheme Muon Portcard (1) Trigger Motherboard (9) Clock Control Board Trigger Timing & Control DAQ Motherboard (9) Optical link Peripheral Crate on iron disk (1 of 60) Sector Processor (12) Muon Sorter (1) CSC Track-Finder Crate (1) Anode LCT Board On detector In underground counting room 3-D Track-Finding and Measurement Trigger Primitives CMS Annual Review

  3. CFEB CFEB CFEB CFEB CFEB 1 of 2 1 of 24 ALCT LVDB CSC On-chamber CSC Trigger Electronics • Comparator ASICs – DONE. • Compare pulse heights from adjacent strips to find position of muon to ½-strip • 15000 16-channel ASICS on CFEB boards (OSU) • ALCT Boards – DONE. • Finds tracks among anode hits, stores data for readout • 468+spares boards of 3 types (288-, 384-, 672-channel) • Virtex 600E and 1000E FPGAs CERN/UCLA CFEB:OSU UCLA/UF CMS Annual Review

  4. C C B D M B T M B D M B T M B D M B T M B D M B T M B D M B T M B M P C T M B D M B T M B D M B T M B D M B T M B D M B C O N T R O L L E R CSC Peripheral Crates in UXC55 DAQ Motherboard (DMB) TRIG Motherboard (TMB) Muon Port Card (MPC) Clock Control Board (CCB) CMS Annual Review

  5. Trigger Motherboard • Receives CFEB comparator hits, ALCT stubs, RPC hits. • Generates Cathode LCT, matches ALCT with CLCT, outputs LCTs to backplane, stores data for readout. • Passed Nov. ’03 ESR. • Built 32 TMB2004 with mezzanine XC2V4000 FPGAs (468 required). RAT Board Receives ALCT And RPC data Xilinx XC2V4000 Mezzanine board CFEB Input connectors UCLA CMS Annual Review

  6. Sorts up to 18 LCTs from 9 chambers and transmits best 3 via optical links to Track-Finder crate 60 required for CMS operation Muon Port Card Rice Optomodules (1.6 Gbit/s) TLK2501 serializers Mezzanine card (same as ALCT) CMS Annual Review

  7. CSC Track-Finder Crate Second generation Sector Receiver/Processor SR SR SR SR SR SR SR SR SR SR SR SR CCB MS / / / / / / / / / / / / SP SP SP SP SP SP SP SP SP SP SP SP From MPC SBS 620 Controller (chamber 4) From MPC (chamber 3) From MPC (chamber 2) Clock and Control Board From MPC (chamber 1B) From MPC (chamber 1A) Muon Sorter To DAQ Single Track-Finder Crate Design with 1.6 Gbit/s optical links Custom 6U GTLP backplane for interconnections CMS Annual Review

  8. Phi Global LUT Eta Global LUT Phi Local LUT Front FPGA TLK2501 Transceiver SP2002 Main Board (SR Logic) Florida PLL patch To/from custom GTLP backplane Optical Transceivers 15 x 1.6 Gbit/s Links Mezz card: Xilinx Virtex-2 XC2V4000~800 user I/O SR Logic CMS Annual Review

  9. Sorts up to 36 muons from 12 SP’s and transmits best 4 to GMT Only 1 needed in CMS Muon Sorter Rice Virtex-2 mezzanine card (same as SP) LVDS drivers and SCSI-3 connectors GTLP backplane interface CMS Annual Review

  10. CSC Test Beam Studies 2003 and 2004 • 2003 • ALCT and CLCT trigger studies (threshold scans, HV scans, angle scans, rate scans) • Good trigger efficiency and DAQ capability results. • Problems with synchronization of MPC-SRSP optical links. Successful patches to TTC clock stability were found. • Results validated peripheral crate trigger electronics prior to ESR. • 2004 - ongoing • First looks at RPC input to TMB for ghost-busting. • Optical link sync. fix (QPLL) validated. • Data inputs to SRSP validated. • Outputs of SRSP validated. • Results validated MPC and SRSP prior to PRR. CMS Annual Review

  11. Peripheral Crate #2 ME2/2+ME3/2 Peripheral Crate #1 ME1/1+ME1/2 ME 3/2 Each has 2 TMB, 1 MPC ME 2/2 ME 1/2 RPC Link board Crate ME 1/1 MS SP1 SP2 RE1/2 June 25ns Beam Test (Muon Slice Test) • 4 CSC chambers • 1 RPC chamber • 2 peripheral crates • Track Finders with full logic, L1A generation, DAQ readout • Multiple chambers, crates synchronized • QPLL-generated 80 MHz clocking over backplane for MPC CMS Annual Review

  12. Sector Processor BX Distribution • LHC-like bunch structure during synchronous running • Trigger rates at X5A during spill • Muons: 310 kHz • Pions: >100 kHz 48 BX Some random triggers, mostly @ spill start Many spills CMS Annual Review

  13. Time Alignment of CSC data in Track-Finder • Able to get all trigger data from multiple chambers and crates on same BX (at least for some runs): Issue with anode timing for this chamber Run 293 CMS Annual Review

  14. SP: ORCA vs. Hardware Check • Check logged outputs of SP with ORCA emulation based on inputs • Correlations of track ,  between 2 stations, and track type agree perfectly • Checked with 150K events CMS Annual Review

  15. Track-Finder Beam Test Results • Fully operational CSC TF tested with full data format • Agreement between the output of the SP with a simulation based on the logged inputs is 100% • Agreement between the recorded trigger primitive data (TMB) and received SP data is at the level of 99.7%, but worse for some chambers and runs • Same level of agreement as obtained from the Sep.’03 beam test • Likely to be due to DAQ issues from peripheral crates (data corruption from high rates) • The SP in conjunction with a specially modified CCB was able to self-trigger the experiment (including RPC) • Muon Sorter winner bits appear to be properly recorded • New DT/CSC transition card works CMS Annual Review

  16. MPC Status and Production Plans • 70 MPC boards will be built and assembled (including spares) • 6 boards were built in 2002 • Need to make ~20 changes in schematic/layout, add 4-5 small chips to VME interface. List of changes is being prepared. • In-house testing • Will use two crates and run testing patterns from TMBs through MPC to SP • Software is under development (including convenient GUI) • Burn in 24 hours at 60..70 C then test again (intend to use OSU oven) • Schedule: • Oct-Dec 2004: Make schematic/layout changes and build 3 sample boards • Oct-Dec 2004: Order all components • Jan-Feb 2005: Assemble/Test 3 sample boards • Need to test this sample with 9 TMB’s in the production peripheral crate • March 2005: If OK fabricate the rest (67 boards) • Apr-Aug 2005: Assemble and test 67 boards CMS Annual Review

  17. SP Production and Test Schedule • Schematics for final design modifications completed • Routing modifications submitted to vendor, about 2 weeks to complete • Production to commence in November: • Will assemble 2 boards first as pre-production prototypes and test before launching full production (12 SR/SP + 4 spares + parts for 3) • Tests of initial samples expected to take 1 month • Rest of production completed by Feb.’05 • Bench testing of SP production boards completed by Apr.’05: • Full-speed internal testing using 256-deep FIFOs on inputs and outputs • Optical link loopback testing • Full TF crate system tests with Muon Sorter completed by June ’05 • Ready for tests at CERN June ‘05 CMS Annual Review

  18. CCB Status and Production Plans • 70 boards will be built and assembled (including 15% spares) • 6 boards were built in spring of 2004, all with TTCrq mezzanines • Expect TTCrq mezzanine cards to arrive from CERN by December • Need to make ~10 minor changes in schematic/layout. Do not expect to add or remove any active components on board. • In-house testing: • Need just a short chain (TTCvi/vx+CCB+MT) to test the functionality • May use small 9U crate and run a program similar to irradiation test • Burn in 24 hours at 60..70 C then test again (intend to use OSU oven) • Schedule: • Sep-Nov 2004: Make schematic/layout changes and build 3 sample boards • Sep-Nov 2004: Order all components • December 2004: Assemble/Test 3 sample boards • January 2005: If OK fabricate the rest 67 boards • Feb–Jun 2005: Assemble and test 67 boards CMS Annual Review

  19. MS Status and Production Plans • 1 board needed in final system. • 4 boards were built in 2003, 3 mother boards are completely assembled, 2 are bench-tested with mezzanine cards • Need more tests with at least 2 SP and/or 12 Muon Tester cards (until December of 2004) • Need to test with the GMT receiver card (never been done before). • This fall or early next year? • Plan to complete all tests by summer 2005. • Based on results, decide if the PCB should be rebuilt (currently have 5-6 minor PCB fixes). CMS Annual Review

  20. Plans for Integration and Slice Tests • Integration with HCAL at H2 starts in 2 weeks (October) • Last planned test beam time (ever?) • 1/05-6/05? Slice Test on surface at SX5 • Frank Geurts is our resident Slice Test coordinator • Use 2 or 3 full CSC peripheral crates, covering 2 stations x 60o • Schedule depends on services (LV, HV, readout room,…) at SX5 • Scope depends on the schedule of central DAQ group • 9/05 Commissioning begins in UX5 • Integration with CMS-wide systems important for Track Finder: Slow controls (downloading), database, connection to Global Muon Trigger, software framework, time synchronization studies • 1/1/07 Commissioning ends at UX5 CMS Annual Review

  21. CSC Trigger FY03-05 L2,3 Milestones - I • Finish Proto. 2 Test • Finish MPC Proto. 2 Test • Finish SR/SP Proto. Test • Finish Backplane Proto. 2 Test • Finish CCC Proto. 3 Test • Finish Sorter Proto. Test Previous (last yr AR) 2/28/04 9/30/03 1/30/04 2/28/04 √ 2/28/04 GMT integration? Current 10/30/04 conservative 10/30/04 full-crate test 10/30/04 10/30/04 10/30/04 10/30/04 GMT integration? Previous (last yr AR) 7/30/04 3/31/04 7/30/04 7/30/04 7/30/04 7/30/04 Current 12/30/04 conservative 12/30/04 10/30/04 10/30/04 11/30/04 12/30/04 GMT integration? • Finish Final Design • Finish MPC Final Design • Finish SR/SP Final Design • Finish Backplane Final Design • Finish CCC Final Design • Finish Sorter Final Design Previous (last yr AR) 8/1/04 4/1/04 8/1/04 8/1/04 8/1/04 8/1/04 Current 11/1/04 Parts ordered 10/1/04 11/1/04 11/1/04 9/1/04 10/1/04 • Begin Production • Begin MPC Production • Begin SR/SP Production • Begin Backplane Production • Begin CCC Production • Begin Sorter Production CMS Annual Review

  22. CSC Trigger FY03-05 L2,3 Milestones - II • Finish Production • Finish MPC Production • Finish SR/SP Production • Finish Backplane Production • Finish CCC Production • Finish Sorter Production • Begin Installation • Begin MPC Installation • Begin SR/SP Installation • Begin Backplane Installation • Begin CCC Installation • Begin Sorter Installation • Finish Installation • Finish MPC Installation • Finish SR/SP Installation • Finish Backplane Installation • Finish CCC Installation • Finish Sorter Installation Previous 3/31/05 3/31/05 3/31/05 3/31/05 3/31/05 3/31/05 4/1/05 4/1/05 4/1/05 4/1/05 4/1/05 4/1/05 5/1/05 5/1/05 5/1/05 5/1/05 5/1/05 5/1/05 Current 8/30/05 8/30/05 Partial by 5/30/05 4/30/05 4/30/05 6/30/05 partial by 5/30/05 3/31/05 6/1/05 at Bldg. 904, SX5 6/1/05 at SX5, Bldg. 904? 6/1/05 at Bldg. 904 6/1/05 at Bldg. 904 6/1/05 at Bldg. 904 6/1/05 at Bldg. 904 2/1/06 occupancy USC55 9/1/05 at SX5 2/1/06 occupancy USC55 2/1/06 occupancy USC55 2/1/06 occupancy USC55 2/1/06 occupancy USC55 CMS Annual Review

  23. CSC Trigger FY03-05 L2,3 Milestones - III Previous 6/1/05 6/1/05 6/1/05 6/1/05 6/1/05 6/1/05 9/30/05 9/30/05 9/30/05 9/30/05 9/30/05 9/30/05 Current 6/1/05 at Bldg. 904 6/1/05 6/1/05 6/1/05 6/1/05 6/1/05 5/30/06 at USC55 5/30/06 at USC55 5/30/06 at USC55 5/30/06 at USC55 5/30/06 at USC55 5/30/06 at USC55 • Begin System Tests • Begin MPC System Tests • Begin SR/SP System Tests • Begin Backplane System Tests • Begin CCC System Tests • Begin Sorter System Tests • Finish System Tests • Finish MPC System Tests • Finish SR/SP System Tests • Finish Backplane System Tests • Finish CCC System Tests • Finish Sorter System Tests CMS Annual Review

  24. Current Status of CSC Trigger Elements – Quick Summary • CSC on-chamber: DONE. • Endcap peripheral crate: in or nearing production • TMB Trigger Motherboard – in production, 32 out of 468 built • MPC Muon Port Card – ready for production • CCB Clock & Control Board – ready for production • Track Finder crate in counting house: nearing production • SRSP Sector Processor/Receiver – nearly ready for production • CSC Muon Sorter – prototype=final board? • Backplane – nearly ready for production CMS Annual Review

  25. CSC Triggering on Day 0 • Synchronization: • Unclear whether cosmic muons will be useful underground. • Anode and cathode clocks synchronized for communications by programmed front-end pulse injection and other techniques such as CRC checks. • Fine (2ns step) delay of anode data needs colliding beams and LHC clock. • A few seconds of collisions should suffice, analysis time=total time. Need several settings per ALCT since TOF etc vary. • Global CSC data alignment accomplished by comparing data to LHC BX gaps. May take several hours. Local or global DAQ okay. • Chamber alignment and Track Finder coincidences: • Start with “open trigger”, safe mode, and run Track Finding algorithm & check • Open trigger = 1-3 stations per 60o sector in coincidence • Cross-checks: • Chamber level: DAQ versus Trigger paths • Chamber level: RPC versus CSC paths. • Physics level: e.g. high PT jet triggers yield some punchthrough, decay muons CMS Annual Review

  26. Conclusions • The CSC electronics are in very good shape: • Test beam showed that the entire chain of CSC trigger electronics work very well together under “battle conditions” • Production starts soon for Track Finder (MPC, SP) boards • Final prototypes are being tweaked for minor issues. • Plenty of work ahead on the software side for calibration, synchronization etc. CMS Annual Review

  27. Backup Slides to Follow CMS Annual Review

  28. 25 ns Structured Beam • LHC-like bunch structure during synchronous running • Trigger rates at X5A during spill • Muons: 310 kHz • Pions: >100 kHz • CSC readout system is designed for a L1A*LCT rate at LHC design luminosity of order 5 kHz 924 BX (sometimes) CMS Annual Review

  29. First DT/CSC Integration Tests DT TF transition card  CSC TF transition card CMS Annual Review

  30. DT/CSC Transition Card Test • In June ‘04 we tested a new DT/CSC transition card for the Track-Finder • New design solves connector space problem • Tester board allows loopback test without DT Track-Finder • Data pumped from input FIFO to output FIFO on SP • Data test succeeded, except for 1 broken backplane pin • Next step: • Second integration test with DT TF (Oct.’04 or later) CMS Annual Review

  31. SP2002 Track-Finder Logic • Xilinx Virtex-2 XC2V4000~800 user I/O • Track-Finding logic operates at 40 MHz • Frequency of track stub data from optical links • About 50% of chip resources (LUTs) used SP2002 mezzanine card CMS Annual Review

  32. CFEB CFEB CFEB CFEB ALCT ALCT ALCT ALCT Test Beam 2004 DAQ Configuration Configuration commands distributed via XDAQ. Event-building tested “geurts1” Local DAQ PC Raw file (FED Crate) data to BigPhys DDU (CCB) ddu???.dat.bin orRunNum???Evs*.bin DMB/TMB MPC CCB VME Run Control Peripheral Crate(s) XDAQWIN “acosta1” Local DAQ PC TrackFinder Crate SP CCB Raw file SP_DDU_DAQ_run????.dat CMS Annual Review

  33. Interface Tests • MPC to SR/SP • Validated with optical link tests on bench and at beam tests • Two MPCs (two crates) to SR/SP demonstrated @ beam test ‘04 • SR/SP to Muon Sorter Test • Data successfully sent from SP to Muon Sorter on bench and received properly. Read-back of winner bits also correct. • Tested 10/12 slots on custom GTLP backplane • Tested at beam test ’04, read back of winner bits OK • Clock and Control Board (TTC interface) • Both CCB2001 and CCB2004 (with TTCRq) tested and work with SR/SP • DT/CSC Data Exchange Test • Demonstrated to work during Sept’03 in both directions, with only a few minor problems with swapped bits, connectors, and dead chips • New transition card designed and tested in loop-back mode CMS Annual Review

  34. End of Backup Slides CMS Annual Review

More Related