1 / 3

STT Design Goals

STT Design Goals. Refit Tracks  P T ,  o , b Use CFT A,H + SMT 4(3) Layers Use only r-  information stereo strips are clustered Use only P T >1.5 GeV, b <2 mm L1CTT efficiency 30 o sectors in SMT independent system relies on this geometry loss in eff ~ 2%

bly
Télécharger la présentation

STT Design Goals

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. STT Design Goals • Refit Tracks  PT, o, b • Use CFT A,H + SMT 4(3) Layers • Use only r- information • stereo strips are clustered • Use only PT>1.5 GeV, b<2 mm • L1CTT efficiency • 30o sectors in SMT independent • system relies on this geometry • loss in eff ~ 2% • L1CTT roads  search in SMT • CFT geometry remapped in L1CTT • use SMT hits closest to road center • fixed road width = 2 mm • t = t(select) + t(fit) + t(bus) ~ 16 s • budget ~ 50 s • t(bus) < 5.8 s • t(select) ~ t(fit) • t(select) N(hits in road) • Queuing Simulation • STT Lat. ~ 25 s deadtime ~ negl. L1CTT region SMT sector 9.5o CFT H-Layer Hit CFT A-Layer Hit L1CTT Road Run2b Meeting: 7-Dec-00

  2. correct & cluster correct & cluster STT Functionally L1CTT Tracks FRC broadcast Trig/Road data SMT Data (2 HDI / fiber) Trigger (SCL) at input rate (no buffering) 1 / input roads<46 / 60o clusters coord transf compare clst / rd compare clst / rd 1 / road clusters in roads STC fit matrix LUT TFC coord transf fit 8 dsp / 30o fit L2CTT fitted tracks Run2b Meeting: 7-Dec-00

  3. CPU spare spare VBD spare spare terminator TFC STC STC STC STC STC FRC STC STC STC STC TFC spare terminator 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 Sector 1 Sector 2 STT Architecture Run2b Meeting: 7-Dec-00

More Related