1 / 17

ParisROC V2 Tests and Results Summary

This document details the tests and results on the TDC (Time-to-Digital Converter) module conducted by Sébastien Drouet, Bengyun Ky, and Eric Wanlin at IPN Orsay. It provides a thorough explanation of the TDC principle, setup procedures, data analysis, and error measurements for Ramp 1 and Ramp 2. The document covers aspects such as ramp reconstruction, linearity errors, noise analysis, and TDC performance evaluations.

chaux
Télécharger la présentation

ParisROC V2 Tests and Results Summary

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. PARISROC V2 Tests and Results on the TDC Sébastien Drouet – Bengyun Ky – Eric Wanlin IPN Orsay

  2. PARISROC2 TDC Principle: 2 Ramps recovery StartRampTDC from digital part Ramp 1 Ramp 2 Event Little Cell Discriminator 1 channel Non-Linear zones Hold Memory cell X2 Ramp TDC 1 Read Multiplexor To ADC StartRamp Ramp 1 and 2: global Memory Cell: individual Memory cell X2 Ramp TDC 2 Select good TDC stored SC Select good TDC D Q Delay Hold Rst

  3. Analog and Digital Probes  StartRamp1 and 2  StartRamp1, Ramp1 and 2

  4. Simulation versus Reality Analog Probe Output (Scope view) Voltage span: [1.34 to 2.67] = 1.33 V Time span: [312ns to 448ns] = 136ns Voltage span: 1.39 V Time span: 137ns Recovery: 37ns

  5. Ramp reconstruction setup  ASIC setup: ◦ Channel 0 unmasked, other masked ◦ ExternalTrigger  Generator setup: ◦ Synchronization with StartRamp1 (digital Probe1) ◦ Output connected to trig_ext pin ◦ Output delayed by 1ns step, from 0 to 399ns

  6. Ramp1 Reconstruction  Linear zone between 95ns and 234ns Ramp1 Ramp1 - polyFit 900 900 Ramp1.Time.Mean.Cap1 Ramp1.Time.Mean.Cap2 Ramp1.Time.PolyFit.Mean.Cap1 Ramp1.Time.PolyFit.Mean.Cap2 Ramp1.Time.Mean.Cap1 Ramp1.Time.Mean.Cap2 800 800 700 700 600 ADC Channel 500 600 ADC Channel 400 500 300 Fit: Ax+B Cap1: A = 4.5511 ch/ns ; B = -231.54 ch Cap2: A = 4.5564 ch/ns ; B = -222.35 ch 200 400 100 100 120 140 160 Time in ns 180 200 220 300 Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\RAMP2\RAMP2_xx.csv Ramp1 - Linearity Error 8 Ramp1.Time.PolyFit.Error.Cap1 Ramp1.Time.PolyFit.Error.Cap2 Non- linearity due to ramp2 reset 200 6 100 0 50 100 150 200 250 300 350 400 4 Time in ns Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\RAMP2\RAMP2_xx.csv ResolCap1=219.4ps/ch RésolCap2=219.2ps/ch Fit difference = 5.3m ch/m Peak to peak Fit Error = 0.53 ch = 116ps INL Error = ± 6.7ch = ±1.47ns 2 ADC Channel 0 -2 -4 -6 100 120 140 160 Time in ns 180 200 220 Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\RAMP1\RAMP1_xx.csv

  7. Ramp1 Noise Ramp1 - Noise RMS in linear zone [95ns; 234ns] 1.8 Ramp1.Time.RMS.Cap1 Ramp1.Time.RMS.Cap2 This plot is the row data noise for each step of 1ns. Do not forget that the generator have a 107ps jitter. 1.6 1.4 1.2 ADC Channel 1 0.8 0.6 0.4 0.2 0 100 120 140 160 Time in ns 180 200 220 Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\RAMP1\RAMP1_xx.csv Capacitor Row Noise (Quadratic Mean) 0.68ch = 149ps 0.65ch = 142ps TDC Noise (Quadratic Mean) 104ps 93ps Max TDC Noise Cap1 Cap2 359ps 334ps

  8. Ramp2 Reconstruction  Linear zone between 95ns and 234ns Ramp2 Ramp1 - polyFit 900 900 Ramp2.Time.Mean.Cap1 Ramp2.Time.Mean.Cap2 Ramp1.Time.Mean.Cap1 Ramp1.Time.Mean.Cap2 Ramp1.Time.PolyFit.Mean.Cap1 Ramp1.Time.PolyFit.Mean.Cap2 800 800 700 700 600 ADC Channel 500 600 ADC Channel 400 500 300 Fit: Ax+B Cap1: A = 4.5511 ch/ns ; B = -231.54 ch Cap2: A = 4.5564 ch/ns ; B = -222.35 ch 400 200 100 100 120 140 160 Time in ns 180 200 220 300 Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\RAMP2\RAMP2_xx.csv Ramp1 - Linearity Error 8 Ramp1.Time.PolyFit.Error.Cap1 Ramp1.Time.PolyFit.Error.Cap2 Non- linearity due to ramp2 reset 200 6 100 0 50 100 150 200 250 300 350 400 4 Time in ns Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\RAMP2\RAMP2_xx.csv ResolCap1=217.4ps/ch RésolCap2=217.3ps/ch Fit difference = 2.7m ch/m Peak to peak Fit Error = 0.27 ch = 59ps INL Error = 7.4ch = ±1.61ns 2 ADC Channel 0 -2 -4 -6 100 120 140 160 Time in ns 180 200 220 Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\RAMP1\RAMP1_xx.csv

  9. Ramp2 Noise Ramp2 - Noise RMS in linear zone [197ns; 335ns] 1.6 Ramp2.Time.RMS.Cap1 Ramp2.Time.RMS.Cap2 This plot is the row data noise for each step of 1ns. Do not forget that the generator have a 107ps jitter. 1.4 1.2 1 ADC Channel 0.8 0.6 0.4 0.2 0 200 220 240 260 Time in ns 280 300 320 Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\RAMP2\RAMP2_xx.csv Capacitor Row Noise (Quadratic Mean) 0.67ch = 146ps 0.68ch = 148ps TDC Noise (Quadratic Mean) 99ps 102ps Max TDC Noise Cap1 Cap2 317ps 310ps

  10. Ramps Reconstruction Auto Ramp - Ramp2 Fit Auto Ramp - Ramp1 Fit 750 PolyFit.C1R2 PolyFit.C1R2 Mean.Cap1.Ramp2 Mean.Cap2.Ramp2 750 Mean.Cap1.Ramp1 Mean.Cap2.Ramp1 PolyFit.C1R1 PolyFit.C2R1 700 700 650 650 600 Auto Ramp - Ramp1 and Ramp2 multiplexed 600 800 550 Mean.Cap1.Ramp1 Mean.Cap1.Ramp2 Mean.Cap2.Ramp1 Mean.Cap2.Ramp1 ADC Channel 550 ADC Channel 500 500 450 700 450 Fit: Ax+B Cap1: A = 4.5957 ch/ns ; B = -697.65 ch Cap2: A = 4.5929 ch/ns ; B = -698.96 ch 400 Fit: Ax+B Cap1: A = 4.5428 ch/ns ; B = -230.15 ch Cap2: A = 4.5492 ch/ns ; B = -221.07 ch 400 350 350 600 300 300 250 220 230 240 250 260 270 280 290 300 310 250 Time in ns 120 130 140 150 160 170 180 190 200 210 ADC Channel Time in ns Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv Linearity Error of Ramp1 Linearity Error of Ramp2 500 8 8 LinearityError.C1R1 LinearityError.C2R1 LinearityError.C1R2 LinearityError.C2R2 6 6 400 4 4 2 2 ADC Channel ADC Channel 300 0 0 -2 -2 200 0 50 100 150 200 250 300 350 400 Time in ns -4 -4 Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv -6 -6 120 130 140 150 160 170 180 190 200 210 220 230 240 250 260 270 280 290 300 310 Time in ns Time in ns Date: 21-may-2010 Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv RAMP1 ResolCap1=220.1 ps/ch RésolCap2=219.8 ps/ch DiffCap1Cap2 = 9.08 ch Fit difference = 6.4m ch/m Peak to peak Fit Error = 0.64 ch = 141ps INL Error 6.4ch = 1.41ns RAMP2 ResolCap1=217.6 ps/ch RésolCap2=217.7 ps/ch DiffCap1Cap2 = 1.31 ch Fit difference = 2.8m ch/m Peak to peak Fit Error = 0.28 ch = 61ps INL Error 7.1ch = 1.54ns

  11. Ramps Noise RMS Noise - Ramp1 [115ns; 215ns] RMS Noise - Ramp2 [215ns; 314ns] 1.8 1.8 Noise.Cap1.Ramp1 Noise.Cap2.Ramp1 1.6 1.6 1.4 1.4 1.2 1.2 1 ADC Channel 1 ADC Channel 0.8 0.8 0.6 0.6 0.4 0.4 0.2 0.2 0 0 220 230 240 250 260 270 280 290 300 310 120 130 140 150 160 170 180 190 200 210 Time in ns Time in ns Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv Date: 21-may-2010 D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv These plots are the row data noise for each step of 1ns. Do not forget that the generator have a 107ps jitter. Capacitor Row Noise (Quadratic Mean) 0.69ch = 152ps 0.66ch = 145ps 0.71ch = 154ps 0.73ch = 159ps TDC Noise (Quadratic Mean) 108ps 98ps 111ps 118ps Max TDC Noise Ramp1.Cap1 Ramp1.Cap2 Ramp2.Cap1 Ramp2.Cap2 337ps 340ps 299ps 364ps

  12. Ramp reconstruction setup  ASIC setup: ◦ Channel 0 unmasked, other masked ◦ ExternalTrigger ◦ DescreasedTDC bias currents  goal: decreased ramp reset pertubations  Generator setup: ◦ Synchronization with StartRamp1 (digital Probe1) ◦ Output connected to trig_ext pin ◦ Output delayed by 1ns step, from 0 to 399ns

  13. Ramps Reconstruction AutoRamp 900 AutoRamp.Ramp2.Cap1 AutoRamp.Ramp1.Cap1 Mean.Ramp1.Cap1 Mean.Ramp2.Cap1 800 700 600 ADC Channel 500 400 300 200 100 0 50 100 150 200 250 300 350 400 Time in ns For CH0: D:\...\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv For CH15: D:\...\Test_PARISROCV2\2010_05_26\AUTO_CH15\AUTO_CH15_xx.csv Date: 28-may-2010

  14. Ramps Reconstruction Auto Ramp - Ramp1 Fit Auto Ramp - Ramp2 Fit 750 Mean.Cap1.Ramp1 polyFit.Cap1Ramp1 polyFit.Cap2Ramp1 Mean.Cap2.Ramp1 750 Mean.Cap1.Ramp2 polyFit.Cap1Ramp2 polyFit.Cap2Ramp2 Mean.Cap2.Ramp2 700 700 650 650 Auto Ramp - Ramp1 and Ramp2 multiplexed 600 600 750 550 ADC Channel 550 ADC Channel 700 500 500 Fit: Ax+B Cap1: A = 4.6218 ch/ns ; B = 284.49 ch Cap2: A = 4.6204 ch/ns ; B = 282.43 ch Fit: Ax+B Cap1: A = 4.5976 ch/ns ; B = 287.40 ch Cap2: A = 4.6035 ch/ns ; B = 297.21 ch 450 450 650 400 400 350 600 350 300 300 220 230 240 250 260 Time in ns 270 280 290 300 310 550 ADC Channel 120 130 140 150 160 170 180 190 200 210 Time in ns Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv Date: 27-may-2010 Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv Date: 27-may-2010 Linearity Error of Ramp2 Linearity Error of Ramp1 500 2.5 3 LinearityError.C1R2 LinearityError.C2R2 LinearityError.C1R1 LinearityError.C2R1 2 450 2 1.5 1 1 400 0.5 ADC Channel 0 ADC Channel 350 0 -1 -0.5 300 -1 0 50 100 150 200 250 300 350 400 -2 Time in ns -1.5 Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv Date: 27-may-2010 -3 -2 -2.5 220 230 240 250 260 Time in ns 270 280 290 300 310 -4 120 130 140 150 160 170 180 190 200 210 Time in ns Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv Date: 27-may-2010 Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv Date: 27-may-2010 RAMP1 ResolCap1 = 217.5 ps/ch RésolCap2 = 217.2 ps/ch DiffCap1Cap2 = 9.8 ch Fit difference = 5.9m ch/m Peak to peak Fit Error = 0.59 ch = 128ps INL Error = ± 3.1ch = ±674ps RAMP2 ResolCap1=216.3 ps/ch RésolCap2=216.4 ps/ch DiffCap1Cap2 = 1.06 ch Fit difference = 1.4m ch/m Peak to peak Fit Error = 0.14 ch = 30ps INL Error = ± 2.4ch = ±519ps

  15. Ramps Noise RMS Noise - Ramp2 [214ns; 313ns] RMS Noise - Ramp1 [114ns; 214ns] 1.8 1.6 Noise.Cap1.Ramp1 Noise.Cap1.Ramp2 Noise.Cap2.Ramp1 Noise.Cap2.Ramp2 Noise.Cap1.Ramp1 Noise.Cap1.Ramp2 Noise.Cap2.Ramp1 Noise.Cap2.Ramp2 1.6 1.4 1.4 1.2 1.2 1 1 ADC Channel ADC Channel 0.8 0.8 0.6 0.6 0.4 0.4 0.2 0.2 0 0 220 230 240 250 260 Time in ns 270 280 290 300 310 120 130 140 150 160 170 180 190 200 210 Time in ns Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv Date: 27-may-2010 Path: D:\Mes Documents\CLAS12\PMm2\PARISROC2\Test_PARISROCV2\2010_05_27\AUTORAMP\AUTO_CH0_xx.csv Date: 27-may-2010 These plots are the row data noise for each step of 1ns. Do not forget that the generator have a 107ps jitter. Capacitor Row Noise (Quadratic Mean) 0.67ch = 146ps 0.68ch = 148ps 0.71ch = 154ps 0.68ch = 147ps TDC Noise (Quadratic Mean) 99ps 102ps 111ps 101ps Max TDC Noise Ramp1.Cap1 Ramp1.Cap2 Ramp2.Cap1 Ramp2.Cap2 322ps 306ps 341ps 356ps

  16. CH0 / CH15 Comparasion AutoRamp - RAMP1 - CH0 and CH15 AutoRamp - RAMP2 - CH0 and CH15 800 800 Mean.Cap1.Ramp1CH0 Mean.Cap1.Ramp2CH0 Mean.Cap2.Ramp1CH0 Mean.Cap2.Ramp2CH0 Mean.Cap1.Ramp1CH15 Mean.Cap1.Ramp2CH15 Mean.Cap2.Ramp1CH15 Mean.Cap2.Ramp2CH15 Mean.Cap1.Ramp1CH0 Mean.Cap1.Ramp2CH0 Mean.Cap2.Ramp1CH0 Mean.Cap2.Ramp2CH0 Mean.Cap1.Ramp1CH15 Mean.Cap1.Ramp2CH15 Mean.Cap2.Ramp1CH15 Mean.Cap2.Ramp2CH15 700 700 600 600 ADC Channel ADC Channel 500 500 400 400 300 300 200 200 120 130 140 150 160 170 180 190 200 210 220 230 240 250 260 270 280 290 300 310 Time in ns Time in ns For CH0: D:\...\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv For CH15: D:\...\Test_PARISROCV2\2010_05_26\AUTO_CH15\AUTO_CH15_xx.csv For CH0: D:\...\Test_PARISROCV2\2010_05_21\AUTORAMP\AUTORAMP_xx.csv For CH15: D:\...\Test_PARISROCV2\2010_05_26\AUTO_CH15\AUTO_CH15_xx.csv Date: 28-may-2010 Date: 28-may-2010

  17. Conclusion  DescreasedTDC bias currents  decreased ramp reset pertubations!  No noise difference between the use of lab power supply and of PMm² card converters  It seems that Ramps on CH0 and CH15 are identical  After calibration and correction, the precision will be ±111ps (quadratic mean noise) or ±356ps (max noise)

More Related