1 / 53

CMOS Mask Layers

n well. P substrate. wafer. CMOS Mask Layers. Why we need design rules. Masks are tooling for manufacturing. Manufacturing processes have inherent limitations in accuracy. Design rules specify geometry of masks which will provide reasonable yields.

chelsi
Télécharger la présentation

CMOS Mask Layers

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. n well P substrate wafer CMOS Mask Layers

  2. Why we need design rules • Masks are tooling for manufacturing. • Manufacturing processes have inherent limitations in accuracy. • Design rules specify geometry of masks which will provide reasonable yields. • Design rules are determined by experience.

  3. Manufacturing problems • Photoresist shrinkage, tearing. • Variations in material deposition. • Variations in temperature. • Variations in oxide thickness. • Impurities. • Variations between lots. • Variations across a wafer.

  4. Mask misalignment • Dust • Process parameters (e.g., lateral diffusion) • Rough surfaces

  5. mask misaligned 0.3 both materials Contact: 0.44 x 0.44 0.14

  6. Transistor problems • Varaiations in threshold voltage: • oxide thickness; • ion implanatation; • poly variations. • Changes in source/drain diffusion overlap. • Variations in substrate.

  7. Wiring problems • Diffusion: changes in doping -> variations in resistance, capacitance. • Poly, metal: variations in height, width -> variations in resistance, capacitance. • Shorts and opens:

  8. Oxide problems • Variations in height. • Lack of planarity -> step coverage. metal 2 metal 2 metal 1

  9. Via problems • Via may not be cut all the way through. • Undesize via has too much resistance. • Via may be too large and create short.

  10. Rule for various layers – of IC fabrication • (0.3µ) 1.Well 2.Active 3.Poly 4.Select 5.Poly Contact 6.Active Contact 7.Metal-1 8.Via 9.Metal-2 10.Via2 11.Metal-3

  11. Rules for Well – 0.3 µ Minimum width 3.5µ Minimum spacing between 5.4 µwells at different potential Minimum spacing between 1.8µwells at same potential

More Related