1 / 6

External Read Cycle

External Read Cycle. How fast does The RAM have to Be? 7 osc. Cycles Recall design Of P0: active pullup And pulldown so Data bus can “float”. External Write Cycle. Multiplex data and Low address on P0 (destroys value on P0) P2 used for high byte, returns To port value after use.

kiele
Télécharger la présentation

External Read Cycle

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. External Read Cycle How fast does The RAM have to Be? 7 osc. Cycles Recall design Of P0: active pullup And pulldown so Data bus can “float”

  2. External Write Cycle Multiplex data and Low address on P0 (destroys value on P0) P2 used for high byte, returns To port value after use.

  3. Access to External RAM In software (always through indirect addressing) MOV R0, #external_address MOVX A,@RI # uses only 8-bit address for external RAM Or MOV DPL, #external_address_high MOV DPH, #external_address_low MOVX A, @DPTR; Yet another address space (declare as xdata or pdata)

  4. Circuit for external Data Mem.? !A[15] !(P2_7) ? 7 8051 RAM (32K x 8) P2 A[14:8] \CE \RD \RE \WR \WR ? ALE Latch 8 8 P0 A[7:0] D[7:0] 8

  5. Memory Mapped I/O LCD Display 2 lines x 16 characters A[ : ]? D[7:0] \CE \E Digital Sensor Array 8051 PLD P2 P0 ctl RAM 32K x 8 A D

  6. Programming the PLD

More Related