1 / 6

A Modern CMOS Process

A Modern CMOS Process. Observe parasitic capacitances! Cap from gate to channel. Cap from gate sidewall to source or drain. Cap from bottom of drain diffusion to well. Cap from sidewall of drain to well (small with STI). Dual-Well Trench-Isolated CMOS Process. Epi on p+ substrate shown.

lamis
Télécharger la présentation

A Modern CMOS Process

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A Modern CMOS Process • Observe parasitic capacitances! • Cap from gate to channel. • Cap from gate sidewall to source or drain. • Cap from bottom of drain diffusion to well. • Cap from sidewall of drain to well (small with STI). Dual-Well Trench-Isolated CMOS Process • Epi on p+ substrate shown. • P-substrate (no epi) is more common • Less expensive • Better for mixed-signal, esp RF. • More vulnerable to latch-up Figure from website of Digital Integrated Circuits, 2nd ed.

  2. Dynamic Behavior of MOS Transistor

  3. Gate Capacitance Cut-off Resistive Saturation Most important regions in digital design: saturation and cut-off To each Cgs entry in the table, add Cgso; to each Cgd entry, add Cgdo. Cgdo = CGDO∙W, Cgso = CGSO∙W

  4. Diffusion Capacitance Channel-stop implant Side wall Source W N D Bottom x Side wall j Channel L Substrate N S A Drawing assumes LOCOS isolation. Obsolete, but consistent with many examples in text. Formula is ok.

  5. Junction Capacitance

  6. Interconnect: Wires connecting transistors http://www.avii-ic.com/Figure5r.gif Interconnect has parasitic resistance and capacitance

More Related