1 / 23

Efficient Single-Cycle CPU Design for Instruction Logic Testing

Design, implement, and test a single-cycle CPU for instruction logic verification using a custom test bench setup. Evaluate the logic of various instructions and memory functions. Compare PC outputs with input signals and expected results.

overman
Télécharger la présentation

Efficient Single-Cycle CPU Design for Instruction Logic Testing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Single Cycle CPULab09 Sen Ma

  2. Instruction Logic

  3. Instruction Logic

  4. Instruction TestBench Logic

  5. Instruction Instruction Memory Logic

  6. Instruction Instruction Memory Logic

  7. Instruction Instruction Memory Logic PC

  8. PC_out + 2 Instruction Instruction Memory Logic PC

  9. PC_out + 2 Instruction Instruction Memory instruction.txt Logic PC

  10. R-Type

  11. I-Type

  12. LW rd, Imm(rs)

  13. SW rd, Imm(rs)

  14. slt r2, r0, r1

  15. PC

  16. PC

  17. PC

  18. PC

More Related