1 / 12

Extending and Analyzing RISC Processor using Bluespec mid-term presentation

18/3/2013. Performed By: Yahel Ben- Avraham and Yaron Rimmer Instructor: Mony Orbach Bi- semesterial , 2012 - 2013. Extending and Analyzing RISC Processor using Bluespec mid-term presentation. Reminder - Project goals. Goal: Extending and analyzing RISC Processor using Bluespec

umay
Télécharger la présentation

Extending and Analyzing RISC Processor using Bluespec mid-term presentation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 18/3/2013 Performed By: Yahel Ben-Avraham and YaronRimmer Instructor: MonyOrbach Bi-semesterial,2012 - 2013 Extending and Analyzing RISC Processor using Bluespecmid-term presentation

  2. Reminder - Project goals • Goal: Extending and analyzing RISC Processor using Bluespec • Part A: • Studying the working environment, BSV language and the basic processor implementation. • Logical design of processor modifications • Theoretical analysis of performance

  3. Work flow & progress • Learning Bluespec • Setting up the environment* • Study the simple RISC processor implementation • Assessing modification options. • Logical design of modifications. • Performance analysis and assessing of functional changes (theoretically). • Implementing and testing*.

  4. Modifications • Extend the basic RISC processor: • 1st phase: Extend the pipe. • 2nd phase: Add functional capabilities.

  5. The working environment • Will use platform by Shai and Dani. • Allowing us to focus on the processor. • The platform enables: • Synthesis of design to FPGA via Direct PC. • Cycle level control using COP. • Reading and writing to memories via JTAG.

  6. Pipe expansion • Goal: 5-stage pipeline • Pipe stages: Fetch, Decode, Execute, Memory, WriteBack • Including Data forwarding, Hazard detection.

  7. Other capability expansions • Branch prediction • 1-bit / 2-bit saturated counter • History bits • BTB • Cache • Replacement policies (LRU…) • Read/write policies • Indexing

  8. Performance analysis • Assess the processor’s capabilities • Instructions per cycle • Throughput • Latency • Miss rates • More

  9. Timeline

  10. Gantt

  11. General Timeline - project

  12. Questions?

More Related