1 / 10

FPGA and ASIC Control Systems for Advanced Data Flow Management

This document presents a comprehensive overview of the FPGA and ASIC control systems for data flow management in electronic applications. It covers general schematics, architecture, and control registers, detailing interfaces like JTAG, RS232, USB, and SPI. The report includes insights into power control, signal calibration, and the programmable processing algorithms related to pixel and cluster management. Also addressed are the diagnostics, testing, and layout design involved in production, aiming at optimizing performance and efficiency in real-time processing systems.

yana
Télécharger la présentation

FPGA and ASIC Control Systems for Advanced Data Flow Management

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Polar-Demo Electronics Aliko mtchedlishvili, Wojtek Hajdas, Estela Suarez, PIE… General schematics FPGA structure Data flow Status

  2. PM PM ASIC 1 ASIC 2 JTAG RS232 Flash prom Power pc Virtex4 FX60 Exp DSP SRAM 512 KW SRAM 512 KW Power control voltage and current controll General schematics ADC DAC ADC DAC USB M/SLAVE

  3. VA64MaPMT Channel Architecture

  4. Effect of adjusting Vfs and Sha_bias Control register

  5. Overview of the ASIC Back End and Calibration circuitry.

  6. interface FPGA structure and data flow Coincidence ADC IF ADC IF ASIC control. I2C DAC IF I2C DAC IF digital Discr. Progr. control. Trigger status activ. SPI Power RS232 USB 2 SRAM IF

  7. Trigger generation • Permanent checking of time interval • Programmable Time interval • Programmable number of pixels • Programmable number of clusters • Wait for first events • Programmable Time interval • Programmable number of pixels • Programmable number of clusters

  8. Pixel processing algorithm • Accept events in coincidence interval (programmable) • Find number of active pixels • If min<N>max check position of pixels • Check number of clusters • Check Amplitude of signals, if for all clusters Amplitude > max – reset and wait for new event • If some clusters have Amplitude < max -- create telemetry packet, save or transmit to SC • Wait for next GRB?

  9. Status Schema of Design +Layout of Design -+Card production and assembling -Diagnostic software +Diagnostic firmware -+Final firmware and complex test -

More Related