1 / 14

Advanced QTC and TDC Technologies for High-Resolution Charge Measurements

The ICRR.SK group has developed QTC ASICs since 2004, with a practical version set for release this year and production expected in 2008. This technology includes various read-out systems, such as Pipeline TDCs and FPGA-based TDCs, achieving 1 GHz counting with 1 ns resolution. The group also focuses on high-resolution TDCs for Time of Flight (TOF) applications, utilizing advanced ACAM chips with up to 50 ps RMS resolution. A versatile KEK-VME system is being implemented for robust data acquisition, leveraging modern hardware components to enhance performance.

binah
Télécharger la présentation

Advanced QTC and TDC Technologies for High-Resolution Charge Measurements

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Detectors and read-out

  2. QTC • QTC : Charge to time converter • ICRR SK group have developed QTC ASIC since 2004. • Practical version of QTC will develop this year. • Production of QTC will go in 2008. • KEK group is developing ASIC for charge measurements.

  3. ICRR SK group’s slides (signal processing)

  4. ICRR SK group’s slides (basic performance of QTC ASIC)

  5. ICRR SK group’s slides (linearity of QTC)

  6. ICRR SK group’s slides (time resolution of QTC)

  7. ICRR SK group’s slides (Read-out board Q-bee)

  8. Device Candidates (Pipeline TDC) • TDC for Chambers and Counters • FPGA base TDC FINESSE • Same hardware with MWPC encoder • 1GHz counting / 1nsec resolution • 4 different phase 250 MHz clock • 32 ch / card • Basic components are working. • AMT-FINESSE • Timing resolution : 0.78 ns/bit • Dynamic range :17 bit • 24 ch / card • Ready

  9. Device Candidates(FADC) • FADC for CsI(Tl) charge • 65MHz FADC-FINESSE • 65 MHz sample, 12bit FADC • 8ch / card • Differential input • self trigger-acceptable

  10. Device Candidates (HR-TDC) • High resolution TDC for TOF • acam TDC chip, TDC-GP2, TDC-GPX • TDC-GP2 : 50ps rms resolution, 1.8msec measurement range • High speed TMC ASIC • ~30 psec resolution (aim) • R&Ds are progressing in KEK

  11. Research schedule

  12. KEK-VME System- A Versatile Read-out System - • Front-end daughter card • 500MHz, 8bit FADC • 65MHz, 12bit FADC • TMC • … KEK-VME general I/O (NIM/ECL/LVDS) KEK-VME crate VME crate with extended power supply Read-Out module Trigger part (Replace for NIM module) KEK-VME G.G/C.G. Read-out part

  13. Read-out module (COPPER) VME PMC slot (Processor) A/D card slot COPPER • 9U euro card(VME) • 4 Front-end A/D card slot • Processor PMC slot (on-board PC) • Trigger module slot • general PMC slot • VME-32 interface • 1MB x 4 FIFO • 32bit 33MHz PCI bus • 2 network interface • Processor module • On-board NIC PCI (PMC) A/D card slot A/D card slot Trigger module Slot (PMC) A/D card slot PMC slot Network • Radisys EPC-6315 • 800 MHz Pentium IIIm • Up to 512 MB SDRAM with ECC. • 10/100 BaseT Ethernet port • On-board Compact Flash socket. • 32-bit 33/66 MHz PCI bus interface. • Standard Linux working

More Related