1 / 13

Mid Semester Presentation

Mid Semester Presentation. OFDM implementation and performance test. Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration: Semester. motivation. Tera-Santa project in the Technion requires basic implementation.

breck
Télécharger la présentation

Mid Semester Presentation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Mid Semester Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: MonyOrbach Duration: Semester

  2. motivation • Tera-Santa project in the Technionrequires basic implementation. • FPGA implementation of OFDM receiver will enable basic performance test and identification of architecture bottlenecks.

  3. Project goals • Implementation of an OFDM receiver on FPGA. • Give a good base and tools for future bottlenecks and capability testing.

  4. Working environment • Simulink via Matlab • Xilinx ISE 12.2 • Modelsim

  5. Top Level Block diagram

  6. Demodulator Block diagram Phase multiplier – Shifts the phase of the signal back to its original phase. Inputs: Q in, I in – Current sample’s values; A,B – Correction factors • outputs: Q out, I out – The correct signals values.Look Up Table(Qam4) – Translate the signal back to data in bits. • Inputs: Q, I – The correct signals values.outputs: QAM4_OUT – The translated data

  7. Qam 16 modulation example

  8. Phase Multiplier Block diagram • IQ multiplier– Shifts the phase of the signal back to its original phase. • Inputs: Q in, I in – Current sample’s values; A,B – Correction factors • outputs: Q out, I out – The correct signals values.TDD– Time Domain Demux • Inputs: 8 bits.outputs: D0-3 –each output channels the input data in an upwards order. • TDM– Time Domain mux • Inputs: D0-3 - 8 bits each.outputs: The output channels the input data in an upwards order.

  9. IQ multiplier Block diagram • IQ multiplier– Shifts the phase of the signal back to its original phase. • First degree (multiplication) Delay is 3 cycles • Second degree (adder) Delay is 1 cycle • Hence we chose TDD and TDM to have 4 inputs\outputs

  10. FFT Testing

  11. Sinc function

  12. Testing environment XUP5 Dram XC5VLX110T Dram Data In Data out counter counter

  13. Gant Diagram End of Simulations End of Basic Integration End of Basic Design

More Related