1 / 58

Arithmetic & Logic Unit

Arithmetic & Logic Unit. Arithmetic & Logic Unit. Arithmetic & logic unit hardware implementation Booth’s Algorithm Restoring division & non restoring division algorithm IEEE floating point number representation & operations. Arithmetic & Logic Unit. Does the calculations

lea
Télécharger la présentation

Arithmetic & Logic Unit

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Arithmetic & Logic Unit

  2. Arithmetic & Logic Unit • Arithmetic & logic unit hardware implementation • Booth’s Algorithm • Restoring division & non restoring division algorithm • IEEE floating point number representation & operations

  3. Arithmetic & Logic Unit Does the calculations Everything else in the computer is there to service this unit Handles integers May handle floating point (real) numbers May be separate FPU (maths co-processor) May be on chip separate FPU (486DX +)

  4. ALU Inputs and Outputs

  5. Integer Representation Only have 0 & 1 to represent everything Positive numbers stored in binary e.g. 41=00101001 No minus sign No period Sign-Magnitude Two’s compliment

  6. Sign-Magnitude Representation Left most bit is sign bit 0 means positive 1 means negative +18 = 00010010 -18 = 10010010 Problems Need to consider both sign and magnitude in arithmetic Two representations of zero (+0 and -0)

  7. Two’s Compliment Representation Two's compliment representation uses the MSB as a sign bit. Range: -2n-1 through 2n-1 -1 Twos compliment A= -2n-1an-1 + Σ 2iai In case of positive integers, an-1 =0.

  8. Two’s Compliment +3 = 00000011 +2 = 00000010 +1 = 00000001 +0 = 00000000 -1 = 11111111 -2 = 11111110 -3 = 11111101

  9. Benefits One representation of zero Arithmetic works easily (see later) Negating is fairly easy 3 = 00000011 Boolean complement gives 11111100 Add 1 to LSB 11111101

  10. Geometric Depiction of Twos Complement Integers

  11. Negation Special Case 1 0 = 00000000 Bitwise not 11111111 Add 1 to LSB +1 Result 1 00000000 Overflow is ignored, so: - 0 = 0 

  12. Negation Special Case 2 • -128 = 10000000 • bitwise not 01111111 • Add 1 to LSB +1 • Result 10000000 • So: • Monitor MSB (sign bit) • It should change during negation

  13. Range of Numbers 8 bit 2s compliment +127 = 01111111 = 27 -1 -128 = 10000000 = -27 16 bit 2s compliment +32767 = 011111111 11111111 = 215 - 1 -32768 = 100000000 00000000 = -215

  14. Conversion Between Lengths Positive number pack with leading zeros +18 = 00010010 +18 = 00000000 00010010 Negative numbers pack with leading ones -18 = 10010010 -18 = 11111111 10010010 i.e. pack with MSB (sign bit)

  15. Integer Arithmetic

  16. Addition and Subtraction Normal binary addition Monitor sign bit for overflow Take twos compliment of subtrahend and add to minuend i.e. a - b = a + (-b) So we only need addition and complement circuits

  17. Hardware for Addition and Subtraction

  18. Multiplication Complex Work out partial product for each digit Take care with place value (column) Add partial products

  19. Multiplication Example 1011 Multiplicand (11 dec) x 1101 Multiplier (13 dec) 1011 Partial products 0000 Note: if multiplier bit is 1 copy 1011 multiplicand (place value) 1011 otherwise zero 10001111 Product (143 dec) Note: need double length result

  20. Unsigned Binary Multiplication

  21. Execution of Example(11*13) (product in A,Q)

  22. Flowchart for Unsigned Binary Multiplication

  23. Multiplying Negative Numbers This does not work! Solution 1 Convert to positive if required Multiply as above If signs were different, negate answer Solution 2 Booth’s algorithm

  24. Booth’s Algorithm

  25. Example of Booth’s Algorithm (7*3)

  26. Division More complex than multiplication Negative numbers are really bad! Based on long division

  27. Division of Unsigned Binary Integers Quotient 00001101 Divisor 1011 10010011 Dividend 1011 001110 Partial Remainders 1011 001111 1011 Remainder 100

  28. Flowchart for Unsigned Binary Division

  29. Floating-Point Representation

  30. Real Numbers Numbers with fractions Could be done in pure binary 1001.1010 = 23 + 20 +2-1 + 2-3 =9.625 Where is the binary point? Fixed? Very limited Moving? How do you show where it is?

  31. Floating Point • +/- Significand x 2Exponent • Point is actually fixed between sign bit and body of mantissa • Exponent indicates place value (point position) • Known as ‘biased representation’. • A fixed value called ‘bias’, is subtracted from the field to get true exponent value.

  32. Floating Point Examples

  33. Signs for Floating Point Mantissa/Significand is stored in 2s compliment Exponent is in excess or biased notation e.g. Excess (bias) 128 means 8 bit exponent field Pure value range 0-255 Subtract 128 to get correct value Range -128 to +127

  34. Normalization FP numbers are usually normalized i.e. exponent is adjusted so that leading bit (MSB) of mantissa is 1 Since it is always 1 there is no need to store it ( Scientific notation where numbers are normalized to give a single digit before the decimal point e.g. 3.123 x 103)

  35. IEEE Standard For Binary Floating-point Representation

  36. IEEE 754 Standard for floating point storage 32 and 64 bit double format, 8 and 11 bit exponent respectively Extended formats (both mantissa and exponent) for intermediate results

  37. IEEE 754 Formats

  38. Special classes of numbers • For single format 1 through 254 double format 1 through 2046 normalized nonzero floating-point numbers are represented. Exponent is biased. For single format : -126 through +127 double format: -1022 through +1023. A normalized number requires a 1-bit to the left of the binary point, this bit is implied giving 24-bit or 53-bit significand/fraction. Exponent values

  39. Special classes of numbers • Exponent: All zero Fraction : All zero • Exponent: All one Fraction : All zero Represents +ve or –ve zero depending on sign bit Represents +ve or –ve infinity depending on sign bit

  40. Special classes of numbers • Exponent: All zero Fraction : Nonzero • Exponent: All one Fraction : Nonzero Represents denormalized number depending on sign bit Represents NaN, Not a Number & is used to signal various exception conditions.

  41. Floating-Point Arithmetic

  42. Floating-point numbers & Arithmetic Operations XE<=YE X=0.3*102=30 Y=0.2*103=200 X+Y=(0.3*102-3 +0.2)*103 =230 X-Y=(0.3*102-3 -0.2) *103 =-170 X*Y=(0.3*0.2) *102+3 =6000 X/Y=(0.3/0.2) *102-3 =0.15

  43. Conditions produced in floating-point operations • Exponent overflow : +ve/-ve infinity • Exponent underflow: zero • Significand underflow: In aligning significands, digits may flow off the right end of the significand. Rounding is required. • Significand overflow: In addition of significands, carry out of MSB, realignment is required.

  44. FP Arithmetic +/- Check for zeros Align significands (adjusting exponents) Add or subtract significands Normalize result

  45. Algorithm for addition & subtraction of FP Numbers • Step 1: Zero Check • Addition & Subtraction are same except for sign change. • If subtraction, change the sign of subtrahend. • If either operand is 0, the other is reported as result.

  46. Algorithm for addition & subtraction of FP Numbers • Step 2: Significant Alignment • Manipulate the numbers so that two exponents are equal. • Eg. 123 * 100 + 456 * 10-2 =123 * 100 + 4.56 * 100 = 123 + 4.56 = 127.56

  47. Algorithm for addition & subtraction of FP Numbers • Step 3: Addition • Add two significant; result may be zero • If significand overflow by 1 digit, significand of result is shifted right & exponent is incremented. • If exponent overflow occurs as a result, this would be reported & operation is halted.

  48. Algorithm for addition & subtraction of FP Numbers • Step 3: Normalization • Normalize the result. • Shift significant digits left till MSB is nonzero. Decrement exponent, may cause underflow. • Round off the result & report.

  49. FP Addition & Subtraction Flowchart

  50. FP Arithmetic x/ Check for zero Add/subtract exponents Multiply/divide significands (watch sign) Normalize Round All intermediate results should be in double length storage

More Related