1 / 8

DAQ for KEK beam test

DAQ for KEK beam test. M.Yoshida (Osaka Univ.). Components. VLPC readout Stand Alone Sequencer (SASeq) Slow < 100Hz Buffering VLPC data with VME interface Fast > 10kHz expected TOF counter readout CAMAC ADC/TDC in KEK elec. Pool Readout via VME with VME-CCP interface module

sevita
Télécharger la présentation

DAQ for KEK beam test

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. DAQ for KEK beam test M.Yoshida (Osaka Univ.)

  2. Components • VLPC readout • Stand Alone Sequencer (SASeq) • Slow < 100Hz • Buffering VLPC data with VME interface • Fast > 10kHz expected • TOF counter readout • CAMAC ADC/TDC in KEK elec. Pool • Readout via VME with VME-CCP interface module • CCP : max 10 MByte/sec • DAQ software • UniDAQ developed by KEK • Running on Linux • Server (Evbuilder) + Clients (Collectors) • Already installed in PC at D0 test stand • Need to write collectors ethernet EvBuilder CAMAC VME TKO? VLPC Collector TOF Collector The other Detectors

  3. System Overview Linux PC VLPC backplane VME BUS 6U AFE II (L) 8x64 ch PCI-VME VLPC Cassette #1 Slow Control 1553 1024 ch AFE II (R) 8x64 ch SASeq #1 AFE II Control 8x64 ch AFE II (L) SASeq #2 VLPC Cassette #2 CAMAC-VME 1024 ch AFE II (R) 8x64 ch LVDS-VME #1 VLPC Cryostat LVDS-VME #２ Serialized ADC DATA LVDS-VME #３ CAMAC crate LVDS-VME #４ 4x8bit = 32 bit / board

  4. LVDS  VME • MCM puts serialized ADC data • Need to deserialize before FIFO • Solution 1: • Custom-made VME board • [MCM  serialize]  cable  [deserialize  FIFO]  VMEbus • Under development in Fermilab • Solution 2: • Use KEK-FIFO board • 32-bit inputs / board • [MCM  serialize]  cable  [deserialize]  cable  [FIFO board]  VMEbus • Under development decoder board to deserialize ADC data

  5. D0 FIFO board • Newly-designed by fermilab • Need to design • VME interface • FPGA program FIFO/SRAM FPGA VME interface VME bus 128-p metric conn. AMP 1-352272-1 3:21 LVDS receiver (66MHz) SN65LVDS96

  6. KEK FIFO board(GNV-100) • Already exist / debugged • Standard VME 6U module • NIM ext. clock input • NIM trigger input • TTL 2x 16 bit data input • Operation in 100MHz • Depth: 65K x 32 bits • FIFO: IDT72V36100 • Need LVDS decoder

  7. LVDS-TTL module(deserialize) • Need +5/-5V power supply • Standard VME 6U board • 2x 8-pin deferential LVDS inputs • 2x 16 bit TTL outputs • NIM clock out NIM CLOCK OUT CLKOUT A0-A2 D0-D7 CLKIN D10-D17 NIM CLOCK OUT CLKOUT CN-34P A0-A2 D0-D7 CLKIN D10-D17 NIM CLOCK OUT CN-34P 3:21 LVDS receiver (66MHz) SN65LVDS96 DS90CR216A RJ-48

  8. Summary • Started to design DAQ system for KEK beam test in the summer of 2005 • Buffer module for VLPC data is under development to increase DAQ rate up to 10 kHz • D0 FIFO module • KEK FIFO module + decoder board • DAQ test / preparation in Nov. and Dec. • The completed system will be sent to KEK

More Related