1 / 23

Sprinkler Buddy

Sprinkler Buddy. “Low Cost Irrigation Management For Everyone ! ”. Presentation #7: “Redesign of Adder Parts And Layout of Other Major Blocks” 3/07/2007. Team M3 Kalyan Kommineni Kartik Murthy Panchalam Ramanujan Sasidhar Uppuluri Devesh Nema Design Manager: Bowei Gai.

tocho
Télécharger la présentation

Sprinkler Buddy

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Sprinkler Buddy “Low Cost Irrigation Management For Everyone ! ” Presentation #7: “Redesign of Adder Parts And Layout of Other Major Blocks” 3/07/2007 Team M3 Kalyan Kommineni Kartik Murthy Panchalam Ramanujan Sasidhar Uppuluri Devesh Nema Design Manager: Bowei Gai

  2. CurrentStatus • Determine Project  • Develop Project Specifications  • Plan Architectural Design  • Determination of all components in design  • Detailed logical flowchart  • Design a Floor Plan  • Create Structural Verilog  • Make Transistor Level Schematic  • Layout • (~65% done with all big modules except FP Add passing LVS …) • Testing (Extraction, LVS, and Analog Sim.) (ongoing…)

  3. Last Week’s Floor Plan

  4. Current Floor Plan

  5. Transistor Count … Total: 32,921

  6. Updated Design Size • 441um x 411 um • ~ 1 : 1.07 aspect ratio • .181 mm^2 area

  7. Layout: Progress • Everything laid out has density > .3 transistors/um2 • All Big Modules LVS • FP Add is the exception • Had to redo many components • Initial layout was too big and messed up the floor plan • Currently done with all components except new shifter • New layouts enable us to match initial size estimate

  8. Layout : Muxes Density: .42transistors/um2 1 bit 6 bit

  9. Layout : Registers Density: .40transistors/um2 1 bit 10 bits

  10. Layout : Register Enable Custom “AND” Gate

  11. Layout : “Is Zero?” Unit Density: .41transistors/um2 • Sideways Inverters • Split NAND Gate

  12. Layout : Leading Zero Counter Density: .40transistors/um2

  13. Layout : Conditional Add/Sub Density: .30transistors/um2

  14. Layout : Subtract Density: .33transistors/um2

  15. Layout : New Barrel Shifter Still needs decoder and input buffers

  16. Layout : FP Add Exponent Unit Inputs Density: .34transistors/um2 Outputs

  17. Layout : FP Add Sig. Unit Inputs Density: .30transistors/um2 Outputs There is some wiring left and the shifter must be inserted

  18. Layout : FP Adder Density: .33transistors/um2 Needs to be wired

  19. Layout : Redone Integer Multiply So, why did we leave a HUGE hole? Density: .32transistors/um2

  20. Layout : Floating Point Multiply Inputs Outputs Density: .31transistors/um2

  21. Design Challenges and Implementation DecisionsFor The Past Week

  22. Problems/Questions • We cannot accurately lay out our control logic until the FP Adder is done and global layout is all positioned

  23. For Next Time • Lots and Lots more Layout • Finish the FP Adder • Place all blocks into global layout and fit control logic into the gaps • Global routing

More Related