1 / 28

Applications of Synchronous Circuits ( Class 10.2 – 3/28/2013)

Applications of Synchronous Circuits ( Class 10.2 – 3/28/2013). CSE 2441 – Introduction to Digital Logic Spring 2013 Instructor – Bill Carroll, Professor of CSE. Today’s Topics. FSM application examples Sequence recognizer Code converter Controller Synchronous circuit minimization

Télécharger la présentation

Applications of Synchronous Circuits ( Class 10.2 – 3/28/2013)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Applications of Synchronous Circuits(Class 10.2 – 3/28/2013) CSE 2441 – Introduction to Digital Logic Spring 2013 Instructor – Bill Carroll, Professor of CSE

  2. Today’s Topics • FSM application examples • Sequence recognizer • Code converter • Controller • Synchronous circuit minimization • State reduction • State assignment

  3. Sequence Recognizer for 01 in a Block Code of Block-Length Two

  4. Test Your Understanding Design a realization of the block 01 recognizer. Use the following state assignment and JK flip flops. A: 00, B: 01, C: 10

  5. Test Your Understanding – Self-Check State Table Transition/Output Table Output K-map Excitation K-maps J1 = xy2’ K1 = 1 or y1 J2 = x’y1’ K2 = 1 or y2

  6. Test Your Understanding – Self-Check

  7. Design a Recognizer for the Sequence 1111Example 8.11 Figure 8.29 Note: This solution assumes non-block sequences and allows overlap. How would the solution change for block sequences and no overlap?

  8. Code Converter Example Design a finite state machine to convert 3-bit binary code words to 3-bit Gray code words. x: 000001010101111 Z: 000001011111100

  9. Three-bit Binary to three-bit Gray State Diagram Assumes starting state A

  10. Robot Controller -- Example 8.17 Finite-State Controller – A finite state machine that produces outputs that control the behavior of an electronic or electromechanical system based on controller inputs and state. Figure 8.39

  11. Robot Controller Specifications x = 1: robot in contact with an obstacle x = 0: robot not in contact with an obstacle z1 = 1: turn left z2 = 1: turn right Control algorithm: When an obstacle is encountered, turn right until cleared. Next time an obstacle is encountered, turn left until cleared. Continue alternating turns as obstacles are encountered. State A: No obstacle, last turn was left State B: Obstacle, turn right State C: No obstacle, last turn was right State D: Obstacle, turn left

  12. Robot Controller Design Figure 8.40 (a) -- (e) z1= xy1 z2= xy1’

  13. Robot Controller Excitation Equations J1 K1 J2 K2 J1 = x’y2 K1 = x’y2’ J2 = xy1’ K2 = xy1

  14. Robot Controller Realization z1= xy1 z2= xy1’ J1 = x’y2K1= x’y2’ J2= xy1’ K2= xy1 Figure 8.40 (f)

  15. Synchronous Circuit Minimization • Eliminate redundant states • May reduce the number of flip flops needed • Usually reduces the number of combinational logic devices needed • Make an optimal state assignment – usually reduces the number of combinational logic devices needed

  16. Redundant States in Synchronous Circuits Removal of redundant states is important because • Cost: the number of memory elements is directly related to the number of states • Complexity: the more states the circuit contains, the more complex the design and implementation becomes • Aids failure analysis: diagnostic routines are often predicated on the assumption that no redundant states exist

  17. Equivalent States • States S1, S2, …, Sj of a completely specified sequential circuit are said to be equivalent if and only if, for every possible input sequence, the same output sequence is produced by the circuit regardless of whether S1, S2, …, Sj is the initial state. • Let Si and Sj be states of a completely specified sequential circuit. Let Sk and Sl be the next states of Si and Sj, respectively for input Ip. Si and Sj are equivalent if and only if for every possible Ip the following are conditions are satisfied. • The outputs produced by Si and Sj are the same, • The next states Sk and Sl are equivalent.

  18. Equivalent States Illustration Figure 9.1

  19. Methods for Finding Equivalent States • Inspection • Partitioning • Implication Tables

  20. Finding Equivalent States By Inspection Figure 9.2

  21. Equivalence Relations • Equivalence relation: let R be a relation on a set S. R is an equivalence relation on S if and only if it is reflexive, symmetric, and transitive. An equivalence relation on a set partitions the set into disjoint equivalence classes. • Example: let S = {A,B,C,D,E,F,G,H} and R = {(A,A),(B,B),(B,H),(C,C),(D,D),(D,E),(E,E),(E,D),(F,F),(G,G),(H,H), (H,B)}. Then P = (A)(BH)(C)(DE)(F)(G) • Theorem: state equivalence in a sequential circuit is an equivalence relation on the set of states. • Theorem: the equivalence classes defined by the state equivalence of a sequential circuit can be used as the states in an equivalent circuit.

  22. Finding Equivalent States by Partitioning • Overview – Successively refine partitions of states until two consecutive partitions are identical. States in the same block of the final partition are equivalent. • Step 0 – P0: All states in one block. • Step 1 – P1: Partitions are refined by outputs. • Step 2 – P2 to Pk: Partitions are refined by next states. • Step 3 – Pk = Pk+1: Final blocks define equivalent states.

  23. Partitioning Example Reconsider the sequential circuit from Figure 9.1 (b) P0 = (ABCDE) P1 = (ABC)(DE) P2 = (A)(BC)(D)(E) P3 = (A)(BC)(D)(E) Hence, B ≡ C.

  24. Partitioning Example (concluded) Figure 9.3

  25. Test Your Understanding Find all equivalent states.

  26. Test Your Understanding – Self Check P0 = (ABCDEFGH) P1 = (AD)(BE)(CF)(GH) P2 = (AD)(BE)(CF)(G)(H) P3 = (AD)(BE)(CF)(G)(H) A ≡ D: A’ B ≡ E: B’ C ≡ F: C’ G: D’ H: E’ Figure 9.4

  27. Finding Equivalent States by Implication Tables Figure 9.7

  28. Example 9.6 -- An implication table example

More Related