Une image / un lien ci-dessous est fourni (tel quel) pour télécharger la présentation
Politique de téléchargement : le contenu du site vous est fourni TEL QUEL pour votre information et votre usage personnel ; il ne peut être vendu, concédé sous licence ni partagé sur d’autres sites sans l’accord de son auteur.Le contenu vous est fourni TEL QUEL, pour votre information et votre usage personnel uniquement.Téléchargez la présentation en cliquant sur ce lien.Lors du téléchargement, si vous ne parvenez pas à télécharger une présentation, l’éditeur a peut-être supprimé le fichier de son serveur.Pendant le téléchargement, si vous ne parvenez pas à obtenir une présentation, le fichier a peut-être été supprimé par l’éditeur.
Reference Unit Under Test Data Generator Data Compressor Comparator Display BIST Controller Start/Stop Ready Electronic System Built-In Self Test (BIST) • 1. Introduction and Basic Principles General Structure
Built-In Self Test (BIST) • 2.1. Pseudo-Random Generation using LFSR Example of a 4-bit LFSR as a Pattern Generator. Pseudorandom states generated by the LFSR.
Built-In Self Test (BIST) • 3.Signature Analysis Methods Steps for Response Evaluation: 1 Methods for Response Evaluation 2 3
Built-In Self Test (BIST) • 3.Signature Analysis Methods Serial r-Bit (Internal XOR) Signature Generator. The content of the LFSR is the remainder of the division operation.
Built-In Self Test (BIST) • 3.Signature Analysis Methods Serial r-Bit (External XOR) Signature Generator. The content of the LFSR is not the remainder of the division operation.
Built-In Self Test (BIST) • 3.Signature Analysis Methods Serial Example of a 4-bit (External) Signature Generator.
Serial input Parallel input 2k-r – 1 2k – 1 2mL- r – 1 2mL – 1 Where: K: length of the sequence (# of bits) r: length of the LFRS (# of bits) Where: L: length of the sequence (# of test vectors) m: length of a vector (# of bits) r: length of the LFRS (# of bits) Built-In Self Test (BIST) • 3.Signature Analysis Methods Problem: When compacting results, there is a probability of fault masking! Probability of failing to detect an error in the response sequence:
Built-In Self Test (BIST) c) Transparent BIST Test Transparent Built-In Self Test is a test algorithm that is periodically executed on the field in order to verify the integrity of large amounts of critical data stored on mass memory systems
Built-In Self Test (BIST) c) Transparent BIST Test Main characteristics: 1)Minimum area overhead: this approach is one of the best choices found in the literature in terms of area overhead and types of faults detected in memory structures. E.g., authors claim an area overhead of 1.2% due to the inclusion of Transparent BIST in a 128Kbytes X 8bytes SRAM (this value decreases as the RAM size increases).
Built-In Self Test (BIST) c) Transparent BIST Test Main characteristics: 2)High capability of fault detection: by indicating the occurrence of stuck-at faults, transition faults,coupling faults, decoder faults and read/write logic faults.
Built-In Self Test (BIST) c) Transparent BIST Test Main characteristics: 3)Short “down times”: that are periodically required to check the functionality of mass memory systems used in real-time applications. The Transparent BIST approach presents the incomparable advantage of preserving the contents of the RAM memory after testing. Thus, this approach is very suitable for periodic testing since we do not need to save the memory contents before the test session and to restore them at the end of this session.
Built-In Self Test (BIST) c) Transparent BIST Test execution time Table 1. Transparent BIST Algorithm
Built-In Self Test (BIST) c) Transparent BIST Test execution time Table 2. Signature Prediction Algorithm • The data read during execution of sequences S1’ through S4’ of the Signature Prediction Algorithm (Table 1) are sometimes inverted in order to match the data read during the execution of sequences S1 through S4 of the Transparent BIST Algorithm (Table 1).
Connexion au compte
Connectez-vous pour publier votre contenu sur SlideServe.